Direct mapped cache - computer architecture, Computer Engineering

Direct Mapping:

In this particular technique, block j of the primary memory maps onto block j modulo 128 of the cache.

  • The primary memory blocks 0,128,256,...is loaded in the cache, it is stored in cache block 0.
  • Blocks 1, 129,257,...are stored in cache block 1.

 Direct Mapped Cache:

 

210_Direct Mapped Cache.png

 

Posted Date: 10/13/2012 5:23:23 AM | Location : United States







Related Discussions:- Direct mapped cache - computer architecture, Assignment Help, Ask Question on Direct mapped cache - computer architecture, Get Answer, Expert's Help, Direct mapped cache - computer architecture Discussions

Write discussion on Direct mapped cache - computer architecture
Your posts are moderated
Related Questions
Game Playing: We have now dispensed with the necessary background material for AI problem solving techniques, and we just considered to looking at particular types of problems

Define Alphabet and String? A finite set of symbols is termed as alphabet. An alphabet is frequently signified by sigma, yet can be specified any name. B = {0, 1} here B is


How is the connectivity established in Verilog when connecting wires of different widths? When connecting wires or ports of different widths, connections are right-justified, S

Mainframe computer Mainframe computers are very large, often can fill an entire room. They can store a large amount of information, can execute many tasks at the same time, can

How does the Xml Serializer work?  What ACL permissions does a process using it require?   Xml Serializer needs write permission to the system's TEMP directory.

Explain chomsky classification of languages with suitable examples Ans: Any language is appropriate for communication provided the syntax & semantic of the language is termed t

The aim of this project is for you to construct a fully working compiler for a small simple programming language, SPL. The compiler will read in SPL source code and produce ANSI C

These will be independent of each other and will not affect to each other, and so they can be fed into two different implementations units and run in parallel. The ability to remov

Q. Example on Cyclic Distribution of data? !HPF$ PROCESSORS P1(4) !HPF$ TEMPLATE T1(18) !HPF$ DISTRIBUTE T1(CYCLIC) ONTO P1 The result of these instructions is display