Design a mod-5 synchronous counter using J-Kflip-flops, Computer Engineering

What are synchronous counters? Design a Mod-5 synchronous counter using J-K Flip-Flops.

Ans.

Synchronous Counters: It means that all flip-flops are clocked concurrently. The clock pulses drive the clock input of each flip-flop together hence there is no propagation delay.

Mod-5 Counter Synchronous Counter: This have five counter states. The counter design table for such counter shows the three flip-flop and their states also (0 to 5 states), as in table (a), the 6 inputs needed for the three flip-flops. The flip-flop inputs needed to step up the counter from the current to the next state have been worked out along with the assist of the excitation table illustrated in the table.

 

Input

 

pulse

 

 

Count

Counter States

 

 

A          B          C

Flip-Flop Inputs

 

JA                  KA

 

JB                KB                                        JC                  KC

0

0           0          0

1             X

0             X                            0              X

1

1           0          0

X             1

1             X                            0              X

2

0           1          0

1             X

X            0                           0              X

3

1           1          0

X             1

X            1                           1              X

4

0           0          1

0             X

0             X                           X             1

5(0)

0           0          0

 

 

                                                             Table (a) counter Design Table for Mod-5 Counter

A flip-flop:  The first state is 0. This change to 1 after the clock pulses. Thus JA must be 1 and KA may be 0 or 1 (i.e. X ).

B flip-flop: The first state is 0 and this keeps unchanged after the clock pulse. Thus JB must be 0 and KB may be 0 or 1 (i.e. X)

C flip-flop: The state keeps unchanged. Thus Jc must be 0 and KC must be X. The flip-flop input values are entered in Karnaugh maps demonstrated in Table (b) [(i) (ii) (iii) (iv) (v) and (vi)] and a boolean expression is determined for the inputs to the 3-flip-flops and after that each expression is simplified. All the counter states have not been utilized; X's (don't) are entered to indicate un-utilized states. For each input the simplified expressions demonstrated under each map. At last, these minimal expressions for the flip-flop inputs are utilized to illustrate a logic diagram for the counter that is demonstrated in fig. (b).

664_Karnaugh Maps for MOD-5 Synchronous Counter.png

Table (b) Karnaugh Maps for MOD-5 Synchronous Counter

766_Logic Diagram of MOD-5 Synchronous Counter.png


Fig. (b) Logic Diagram of MOD-5 Synchronous Counter

Posted Date: 5/2/2013 8:45:33 AM | Location : United States







Related Discussions:- Design a mod-5 synchronous counter using J-Kflip-flops, Assignment Help, Ask Question on Design a mod-5 synchronous counter using J-Kflip-flops, Get Answer, Expert's Help, Design a mod-5 synchronous counter using J-Kflip-flops Discussions

Write discussion on Design a mod-5 synchronous counter using J-Kflip-flops
Your posts are moderated
Related Questions
Explain advantage of static storage class The second and more subtle use of 'static' is in connection with external declarations. With external constructs it provides a privacy

Explain the PDCA cycle. PDCA is a four step problem solving method. The following are the description of each step: 1. P - Plan (Devise your Plan). Identify an opportunity a

What is a Table attribute? The table's attributes verifies who is responsible for maintaining a table and which types of access are permitted for the table.  The most signific

SS7 Protocol uses: (A) Out of band signalling. (B) Associated signalling. (C) Speech control signalling. (D) No signalling. Ans: SS7 Protocol uses Out of

Give an example of Problem Statement You should understand here that you are looking for a statement of requirements, not a proposal for the solution. OOA specifies structu

How speech is transmitted in a digital switching environment using PCM/TDM? A digital carrier system is a communications system which uses digital pulses quite than analogue si

Explain characteristics of Latch and Flip-Flop. Latches are level-sensitive and transparent While the clock is high it passes input value to Output While the clock is l

DUPLICATING PROCESSES : As we mentioned earlier duplicating is a process whereby a master copy is prepared from which a large number of other copies are obtained with the help of

Define UFD and MFD.   In the two-level directory structure, every user has own user file directory (UFD). Every UFD has a same structure, but lists only the files of a single u

Solve the following 8-department problem using the MIP method.  What is the resulting layout and flow-distance score?  Note that the aspect ratio of each department should be 2.