D flip flop - introduction to microprocessors, Electrical Engineering

D Flip Flop

As we have seen  in the SR flip flop  when the inputs  S= R  are applied the forbidden or indeterminate state occurs.  This state can destabilize the SR file flop. It can be avoided by D flip flop. The  D flip flop can be constructed using SR flip flop. The  D flip flop  has one  inputs  D and a clock  inputs.  The logic diagram of D flip  flop  is shown in figure.

The  D input is directly  connected to the S input  and its  complement is connected to R input. since  the output  is delayed because the output  does  not change  immediately when the clock  pulse goes  from 0 to 1  the inputs  is thus delayed by a clock  pulse  before  appearing  at the output. So  it is also  known  as delay flip  flop.

 

Posted Date: 4/4/2013 12:58:27 AM | Location : United States







Related Discussions:- D flip flop - introduction to microprocessors, Assignment Help, Ask Question on D flip flop - introduction to microprocessors, Get Answer, Expert's Help, D flip flop - introduction to microprocessors Discussions

Write discussion on D flip flop - introduction to microprocessors
Your posts are moderated
Related Questions
Define the XOR GATE - Microprocessor? The XOR GATE is a alike to an OR gate except for the instance when all the inputs are high. With a XOR gate when all the inputs are high t

Switching Characteristics Switching  characteristics are also know  as dynamic or transient characteristics these  characteristics give  the information  about the  time  varia


Power Supply  and Clock Frequency there are following  pins  for power  supply  and clock  frequency  signals. V CC + 5 V  power supply. V SS Ground reference X 1

Q. Develop an analog computer simulation diagram to solve the differential equation with y(0) = 2 and ? y(0) = 0.

Sing Flag If D7  ( bit left  most bit)  of accumulator  (which  some  exceptions) is 1 as a result  of any  arithmetical  or logical operations sign flag  is set ( bit  corresp

Explain Loads - Generation and Absorption of Reactive Power A load at 0.95 power factor implies a reactive power demand of 0.33 kVAr per kW of power. When planning a network, i

Explain n - Type semiconductor. n - Type semiconductor:- (i) If small amount of pentavalent impurity is added with, to a pure semiconductor giving a large number of free

Find the resonant frequency: Find the resonant frequency ω0 (or f0) for the given series RLC circuit v = Vm sin ωt = 50 sin ωt Figure Also determine the expre

Q Consider a three-phase, full-wave bridge recti?er, as shown in Figure, with a purely resistive load R. For each diode, determine: (i) efficiency, (ii) form factor, (iii) ripple f