D flip flop - introduction to microprocessors, Electrical Engineering

D Flip Flop

As we have seen  in the SR flip flop  when the inputs  S= R  are applied the forbidden or indeterminate state occurs.  This state can destabilize the SR file flop. It can be avoided by D flip flop. The  D flip flop can be constructed using SR flip flop. The  D flip flop  has one  inputs  D and a clock  inputs.  The logic diagram of D flip  flop  is shown in figure.

The  D input is directly  connected to the S input  and its  complement is connected to R input. since  the output  is delayed because the output  does  not change  immediately when the clock  pulse goes  from 0 to 1  the inputs  is thus delayed by a clock  pulse  before  appearing  at the output. So  it is also  known  as delay flip  flop.

 

Posted Date: 4/4/2013 12:58:27 AM | Location : United States







Related Discussions:- D flip flop - introduction to microprocessors, Assignment Help, Ask Question on D flip flop - introduction to microprocessors, Get Answer, Expert's Help, D flip flop - introduction to microprocessors Discussions

Write discussion on D flip flop - introduction to microprocessors
Your posts are moderated
Related Questions
which type of ic package is more advantageous,suitable and versatile


a. Explain the meaning of amplitude modulation? Show that the AM output having two sidebands and the carrier frequency. b. Illustrate that the equivalent parallel impedance of a

cross magnetizing components of armature reaction is...........

Q. Illustrate procedure of Hex to Binary Conversion? It is also simple to convert from an integer hex number to binary. This is achieved by: Convert the Hex number t

What is 16-bit ISA? Compare it with 8-bit ISA bus. The only difference among the 8 and 16-bit ISA bus is that other connector is attached behind the 8-bit connector. This 16-bi

Redraw the Wheat stone bridge circuit of Figure and show that Equation holds good for the null condition when the meter A reads zero current.

Q. Planning and Research in power system? Energy research worldwide is assuming top priority, in particular because of economic, en - vironmental, and resource constraints. DOE

Q. Consider a BJT switch connected to the next stage, as shown in Figure, in which iout is likely to be negative when v out is high. Assume V CC = 5 V, R C = 1k, and the high r

TRANSISTOR CONFIGURATIONS: Transistor circuits may be categorized into three configurations based on which terminal is common to both of the input and output of circuit. Th