Cpld design project, Electrical Engineering

1) Study the CPLD Design Project Brief to gain an understanding of the project, and the System Specification, Circuit Description, Pre-processing and Post-processing Requirements for detailed design information.

2) Select EITHER the Pre-processor OR the Post-processor as the design that you will implement on the CPLD. ONLY ONE IS REQUIRED

3) Observe the following design methodology to construct your design :-

Create a new design project in the Assignment_3 module area. (We use Assignment_3 here because Quartus requires a separate design directory for each design project and Assignment_2 has already been used for the walkthroughs).

Construct the design schematic. Use standard library macrofunctions and primitive components for the dataflow and synthesise the control unit from the supplied VHDL code. You will find that many of the component types and structures in this design are similar to those used in the walkthrough example

4) Allocate suitable input/output pins and compile the design

5) Simulate the design using appropriate test vectors to verify correct operation

6) Write a brief report detailing the design project. Include details of the design and its simulation, recommended device type and its cost

(remember here that the device will also contain the other processing circuit that you haven't implemented) and a discussion of upgrade options for the complete system to higher levels of integration.

Posted Date: 3/16/2013 2:12:47 AM | Location : United States







Related Discussions:- Cpld design project, Assignment Help, Ask Question on Cpld design project, Get Answer, Expert's Help, Cpld design project Discussions

Write discussion on Cpld design project
Your posts are moderated
Related Questions
i want to plot a system current transfer matrix element vs frequency curve.how can i draw it?any suggestion.

a. Enlist the benefits and drawbacks of in band and out band voice signalling? b. Describe Channel Associated mode, Channel Non-Associated mode and QuasiAssociated mode of commo

the depletion layer in the pn junction is caused by

up-down counter

Mixed Bonding Displayed by III-V compounds bonding partly ionic and partly covalent. Ionic character of bonding becomes much more prominent since the constituent atoms m

Let ω = 2π × 60 rad/s corresponding to a frequency of 60 Hz. (a) Consider v(t) = 100 √2 cos(ωt + 30°) V and i(t) = 10 √2 sin(ωt + 30°) A. Find the corresponding phasors ¯V and ¯

Explain SAR instructions in 8086 family with example and their effect on flag. SAR: Shift each bit of operand right through given number of bits, this instruction shifts eve


Followings are the Disadvantages of PLC a.Too much  work  required in  connecting wires. b.Difficulty with changes or replacements. c.Difficulty in finding  errors  requi

Q. Find v o in the circuit shown in Figure by using the ideal op-amp technique.