Control transfer or branching instruction-microprocessor, Assembly Language

Control Transfer or Branching Instruction

Control transfer instructions transfer the flow of execution of the program to a new address specified in the instruction indirectly or directly. When these types of instructions are executed, the CS register and IP registers get loaded with new values of CS and IP register equivalent to the location where the flow of execution is going to be transferred. Depending on the addressing modes, the CS register may/ may not be modified. These instructions are classified in 2 types:

1) Unconditional Control Transfer (Branch) Instructions:- In this case, the execution control is transferred to the specified location independent of any condition or status. The CS and IP register are unconditionally modified to the new CS and IP register.

2) Conditional  Control  Transfer  (Branch)  Instruction:- In this, the control is transferred to the specified location provided the result of the past operation  satisfies a specific condition, or else,  the execution continues in normal flow sequence. Condition code flags replicate the results of the past operations. In other  term, by using this type of instruction the control will be transferred to specific specified location, if a specific flag satisfies the condition.

Posted Date: 10/12/2012 3:45:21 AM | Location : United States

Related Discussions:- Control transfer or branching instruction-microprocessor, Assignment Help, Ask Question on Control transfer or branching instruction-microprocessor, Get Answer, Expert's Help, Control transfer or branching instruction-microprocessor Discussions

Write discussion on Control transfer or branching instruction-microprocessor
Your posts are moderated
Related Questions
AAA: ASCII Adjust after Addition operation the AAA instruction is executed after an ADD instruction that adds 2 ASCII coded operands to give a byte of outcome in the AL. The AAA i

Compute the Fibonacci sequence - assembly program: Problem: Fibonacci   In this problem you will write a program that will compute the first 20 numbers in the Fibonacci sequ

a- Trace the following program fragment and find out the content of ax after the          the execution of the program.         X db   5,7  -3,-9,4,-7,9               Mov

XOR: Logical Exclusive OR: The XOR operation is again carried out in a similar way to the AND and OR operation. The constraint over operands are also similar. The XOR operation pr

Assume that the registers are initialized to EAX=12345h,EBX =9528h ECX=1275h,EDX=3001h sub AH,AH sub DH,DH mov DL,AL mov CL,3 shl DX,CL shl AX,1 add DX,AX

PTR : Pointer:- The pointer operator which is used to declare the type of a variable, label or memory operand. The operator PTR is prefixed by either WORD or BYTE. If the prefi

External Hardware-Interrupts External hardware-interrupts are generated by controllers of external devices or coprocessors and are connected to the processor pin for Non Mask a

Internal Architecture of Microprocessor : The architecture of 8086 provides a number of improvements over 8085 architecture. It supports a, a set of 16-bit registers ,16-bit AL

Cache components The cache sub-system may be divided into 3 functional blocks: Tag RAM, SRAM and theCache Controller. In real designs, these blocks can be implemented  by multi

DQ:   Define  Quad word:-  This directive is taken in use to direct the assembler to reserve 4 words (8 bytes) of memory for the specified variable and can initialise it having