Control transfer or branching instruction-microprocessor, Assembly Language

Control Transfer or Branching Instruction

Control transfer instructions transfer the flow of execution of the program to a new address specified in the instruction indirectly or directly. When these types of instructions are executed, the CS register and IP registers get loaded with new values of CS and IP register equivalent to the location where the flow of execution is going to be transferred. Depending on the addressing modes, the CS register may/ may not be modified. These instructions are classified in 2 types:

1) Unconditional Control Transfer (Branch) Instructions:- In this case, the execution control is transferred to the specified location independent of any condition or status. The CS and IP register are unconditionally modified to the new CS and IP register.

2) Conditional  Control  Transfer  (Branch)  Instruction:- In this, the control is transferred to the specified location provided the result of the past operation  satisfies a specific condition, or else,  the execution continues in normal flow sequence. Condition code flags replicate the results of the past operations. In other  term, by using this type of instruction the control will be transferred to specific specified location, if a specific flag satisfies the condition.

Posted Date: 10/12/2012 3:45:21 AM | Location : United States







Related Discussions:- Control transfer or branching instruction-microprocessor, Assignment Help, Ask Question on Control transfer or branching instruction-microprocessor, Get Answer, Expert's Help, Control transfer or branching instruction-microprocessor Discussions

Write discussion on Control transfer or branching instruction-microprocessor
Your posts are moderated
Related Questions
how to code

Flag Register : 8086 has a 16-bit flag register which is divided into 2 parts, viz. (a)machine control flagsand (b)condition code or status flags. The condition code flag regi

I need some guidance on which project to make in assembly language

Hold Response Sequence The HOLD pin is examined at leading edge of each clock pulse. If it is received active line by the processor before T4 of the earlier cycle/during the T1

1. Write an assembly program that adds the elements in the odd indices of the following array. Use LOOP. What is the final value in the register? array1 DWORD 10, 20, 30, 40, 50, 6

DMA DMA stands for Direct Memory Access It is uses same Address/Data lines on ISA bus It controls the ISA bus instead of the processor ("bus master") Floppy

write a program assembly language for adding two 3*3 matrix

RISC Characteristics : The  concept  of  RISC  architecture  include  an  attempt  to  reduce  execution  time  by make  simple  the instruction set of the computer. The main c

AND: Logical AND: This instruction bit by bit ANDs the source operand that might be an immediate, or a memory location or register to the destination operand that might be a memor

Write an 8086 program to find out the number of positive numbers and negative numbers from a given series of signed numbers include flow chart ..