Control transfer or branching instruction-microprocessor, Assembly Language

Control Transfer or Branching Instruction

Control transfer instructions transfer the flow of execution of the program to a new address specified in the instruction indirectly or directly. When these types of instructions are executed, the CS register and IP registers get loaded with new values of CS and IP register equivalent to the location where the flow of execution is going to be transferred. Depending on the addressing modes, the CS register may/ may not be modified. These instructions are classified in 2 types:

1) Unconditional Control Transfer (Branch) Instructions:- In this case, the execution control is transferred to the specified location independent of any condition or status. The CS and IP register are unconditionally modified to the new CS and IP register.

2) Conditional  Control  Transfer  (Branch)  Instruction:- In this, the control is transferred to the specified location provided the result of the past operation  satisfies a specific condition, or else,  the execution continues in normal flow sequence. Condition code flags replicate the results of the past operations. In other  term, by using this type of instruction the control will be transferred to specific specified location, if a specific flag satisfies the condition.

Posted Date: 10/12/2012 3:45:21 AM | Location : United States







Related Discussions:- Control transfer or branching instruction-microprocessor, Assignment Help, Ask Question on Control transfer or branching instruction-microprocessor, Get Answer, Expert's Help, Control transfer or branching instruction-microprocessor Discussions

Write discussion on Control transfer or branching instruction-microprocessor
Your posts are moderated
Related Questions
Trying to convert small programs from C to 8086 assembly language using emu 8086 emulator. I converted to low level C, but struggling with converting to the Assembly language.

Typical link to modems for synchronous and asynchronous transmissions are shown in Figure. With regard to the synchronous connections it is consider that the timing is controlled

Read Architecture: Look Through Main memory that located is conflicting the system interface. The least concerning feature of this cache unit is that it remain between the proc

I was wondering if you guys could offer me some advice and help on how to proceed - not answers- for a homework problem I am attempting. I am currently working on a "bomb" project

What is the hex for + and - under with a sum involved

Modes of 8254 :   Mode 0 (Interrupt on Terminal Count)-GATE which value is 1 enables counting and GATE  which value is 0 disables counting, and GATE put not effect on

I am running a small minecraft server off of my old mac mini, and am having a big issue. My computer isn''t very good, and even just running this server is an issue. I use a comma

Write an Lc-3 assembly language program to read in a sequence of single-digit positive integers from the keyboard(one integer per line) until the sentinel value of 0 is reached and

) What is the difference between re-locatable program and re-locatable data?

how o create the flow chart for scan ROW4, Column 1 and 3.tq