Control transfer or branching instruction-microprocessor, Assembly Language

Control Transfer or Branching Instruction

Control transfer instructions transfer the flow of execution of the program to a new address specified in the instruction indirectly or directly. When these types of instructions are executed, the CS register and IP registers get loaded with new values of CS and IP register equivalent to the location where the flow of execution is going to be transferred. Depending on the addressing modes, the CS register may/ may not be modified. These instructions are classified in 2 types:

1) Unconditional Control Transfer (Branch) Instructions:- In this case, the execution control is transferred to the specified location independent of any condition or status. The CS and IP register are unconditionally modified to the new CS and IP register.

2) Conditional  Control  Transfer  (Branch)  Instruction:- In this, the control is transferred to the specified location provided the result of the past operation  satisfies a specific condition, or else,  the execution continues in normal flow sequence. Condition code flags replicate the results of the past operations. In other  term, by using this type of instruction the control will be transferred to specific specified location, if a specific flag satisfies the condition.

Posted Date: 10/12/2012 3:45:21 AM | Location : United States







Related Discussions:- Control transfer or branching instruction-microprocessor, Assignment Help, Ask Question on Control transfer or branching instruction-microprocessor, Get Answer, Expert's Help, Control transfer or branching instruction-microprocessor Discussions

Write discussion on Control transfer or branching instruction-microprocessor
Your posts are moderated
Related Questions
Instruction Formats A machine language instruction format has 1 or more number of fields linked with it. The first field is known as operation code field or op code field, whic

Part A: Bitwise Logical and Shift Operations Create a SPARC assembly language program that extracts a bit-field from the contents of register %l0. The position of the rightmos

check the al-register for palindromic number

Intel's 8237 DMA controller : 1) The 8237 contain 4 independent I/O channels 2) It contains 27 registers, 7 of which are system-wide registers and 5 for each channel. 3)

SHORT  : The  SHORT operator denoted to the assembler that only one byte is needed to code the displacement for a jump (for example displacement is within -128 to +127 bytes fr

AND: Logical AND: This instruction bit by bit ANDs the source operand that might be an immediate, or a memory location or register to the destination operand that might be a memor

PLEASE MAY YOU ASSIST ME WITH SAMPLE CODES FOR PROGRAMING A FIRE ALARM MINI PROJECT

Pin diagram of 8088 : The pin diagram of 8088 is shown in given figure. Most of the 8088 pins and their functions are exactly similar to the corresponding pins of 8086.  Hence

The Intel Processors :         The Intel Corporation is the biggest manufacturer  of microchips  in the world,  in addition  to being  the leading provider of chips for PCs. I

SBB: Subtract  with Borrow  :- The subtract with borrow instruction subtracts the source operand and the borrow flag (CF) which might reflect the result of the past calculations,