Construction and operation of enhancement mosfet, Electrical Engineering

Assignment Help:

Q. Explain the construction and operation of Enhancement MOSFET?

The construction of an N-channel enhancement MOSFET is shown in figure below. Two highly doped N+ regions are diffused in a lightly doped substrate of P-type silicon substrate.

One N+ region is called the source S and other one is called the drain D. They are separated by 1 mil(10-3 inch).A thin insulating layer of SiO2 is grown over the surface of the structure and holes are cut into the oxide layer ,allowing contact with source and drain. Then a thin layer of metal aluminum is formed over the layer of SiO2.This metal layer covers the entire channel region and it forms the gate G.

The metal area of the gate , in conjunction with the insulating oxide layer of SiO2 and the semiconductor channel forms a parallel plate capacitor. This device is called the insulated gate FET because of the insulating layer of SiO2.This layer gives extremely high input impedance for the MOSFET.

If the substrate is grounded and a positive voltage is applied at the gate, the positive charge on G induces an equal negative charge on the substrate side between the source and drain regions. Thus, an electric field is produced between the source and drain regions. The direction of the electric field is perpendicular to the plates of the capacitor through the oxide. The negative charge of electrons which are minority carriers in the P-type substrate forms an inversion layer. As the positive voltage on the gate increases, the induced negative charge in the semiconductor increases. Hence the conductivity increases and current flows from source to drain through the induced channel. Thus the drain current is enhanced by the positive gate voltage.


Related Discussions:- Construction and operation of enhancement mosfet

What is meant by thermal runaway, Q. What is meant by Thermal Runaway? Expl...

Q. What is meant by Thermal Runaway? Explain with reference to a transistor.How is it avoided in circuits? The collector current of a transistor increases with increasing tempe

State lenz''s law, Lenz's law states: 'The direction of an induced e.m....

Lenz's law states: 'The direction of an induced e.m.f. is always like that it tends to set up a current opposing the motion or the change of flux responsible for inducing that

Explain the fixed bias circuit, Q. Explain the fixed bias circuit?     ...

Q. Explain the fixed bias circuit?           The Fig refers to the common emitter collector characteristics and the ac and dc load lines.The Fig shows the points Q 1 and Q 2

Scientists, biography of scientists in different branches

biography of scientists in different branches

Describe watch dog timer and reaction timer, a. Given a timer with a termin...

a. Given a timer with a terminal count and a clock frequency of 10 MHz measure the following: (i) Range & Resolution (ii) Terminal count values needed to measure 3ms interval

Avalanche breakdown region, Avalanche breakdown region: Even though th...

Avalanche breakdown region: Even though these regions are well described for sufficiently large applied voltage, they overlap somewhat for small (less than a few hundred milli

What is effect of overheating on an electric insulator, What is the effect ...

What is the effect of overheating on the life of an electric insulator? An insulator is designed to withstand amount of heat. However, when an insulator is overheated so dielec

Compute the smallest load resistance, Q. A practical voltage source is repr...

Q. A practical voltage source is represented by an ideal voltage source of 30 V along with a series internal source resistance of 1.2 . Compute the smallest load resistance that c

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd