Bus master - computer architecture, Computer Engineering

Bus Master:

In  computer system,  bus  mastering  is  a attribute  supported  by  various  bus  architectures  that  enables  a  device linked to the bus to initiate transactions .The process in bus communication that select between linked devices contending for control of the shared bus; the device currently in control of the bus is frequently termed the bus master. Devices can be allocated differing priority levels that will decide the option of bus master in case of contention. A device not at present bus master might request control of the bus before trying to initiate a data transfer by means of the bus. The normal protocol is that only 1 device may be bus master at any time and that all other devices act as slaves to this master. Only a bus master canstart a normal data transfer on the bus; slave devices respond to commands issued by the present bus master by supplying data requested or accepting data sent.

  • Centralized arbitration
  • Distributed arbitration

2182_Bus Master.png

 A simple arrangement for bus arbitration using a daisy chain

  • One bus-grant line and one bus-request line form a daisy chain.
  • This arrangement leads to considerable flexibility in formative the order.
  • The bus arbiter can be the processor or a distinct unit connected to the bus.

1259_Bus Master1.png


Posted Date: 10/13/2012 6:55:19 AM | Location : United States







Related Discussions:- Bus master - computer architecture, Assignment Help, Ask Question on Bus master - computer architecture, Get Answer, Expert's Help, Bus master - computer architecture Discussions

Write discussion on Bus master - computer architecture
Your posts are moderated
Related Questions
Grounding a variable - first-order logic: The perform of making ourselves clear about a variable by introducing an exists or a forall sign is called quantifying the variable.

Layout view is helpful for laying out Web pages. However you can adjust most of your design elements in Layout view, certain changes should be completed in Standard view. When you

Give difference between compiler and interpreter. Compiler: It is a translator for machine independent HLL as FORTRAN and COBOL etc. Interpreter: It analysis the source

So far we have considered the problems of poor ID in terms of the loss of productivity and efficiency to business. There is another important aspect to consider: the issue of safet

Universal Elimination: Here for any sentence, there is A, containing a universally quantified variable, v, just for any ground term, g, so we can substitute g for v in A. Thus

Trunks are the lines that run between (A)  Subscribers and exchange (B)  Switching system and power plant (C) Local area network (D) Switching stations Ans:

How many AND gates are required to realize Y = CD+EF+G ? Ans. Y = CD + EF + G for realize this two AND gates are needed (for CD and EF).

Explain in detail about Operating Systems (OS) Operating system (OS) is a program which after being initially loaded into computer by a boot program, manages all the other appl

Q. Show Independent loops in fortran program? In the subsequent code portion the directives point to the outer two loops are independent. The inner loop allocates elements of A

A firewall is Software or hardware used to separate a private network from a public network.