Branch (control) hazards in computer architecture, Computer Engineering

Branch (control) hazards in computer architecture:

Branching hazards (also called control hazards) take place when the processor is told to branch -for example, if a definite condition is true, then jump instruction from 1 part of the instruction stream to another - not essentially to the next instruction sequentially. In such type   of case, the processor unable to tell in advance whether it should process the next instruction (instead it may have to move to a distant instruction).

It can result in the processor doing not needed actions.

A cache misses:- A cache miss stalls all  of the instructions on pipeline before and after both condition the instruction causing the miss.

 

 

Posted Date: 10/13/2012 4:22:55 AM | Location : United States







Related Discussions:- Branch (control) hazards in computer architecture, Assignment Help, Ask Question on Branch (control) hazards in computer architecture, Get Answer, Expert's Help, Branch (control) hazards in computer architecture Discussions

Write discussion on Branch (control) hazards in computer architecture
Your posts are moderated
Related Questions
How do we synthesize Verilog into gates with Synopsys?  The answer can, of course, occupy various lifetimes to completely answer.. BUT.. a straight-forward Verilog module can b

I''m suppose to create a function called calc_rectang_area(height, width),that takes two parameters: the height and width of the rectangular and return the area of the rectangular.

Write down different system calls for performing different kinds of tasks. The major types of system calls are given as: Process Control: These kinds of system calls are

Scoreboards- Constrained-Random Verification Methodology Scoreboards are used to verify that data has successfully reached its destination whereas monitors snoop the interfaces

a. Explain the hardware mechanism for handling multiple interrupt requests. b. What are handshaking signals? Describe the handshake control of data transfer during input and out

You have two counters counting up to 16, built through negedge DFF, First circuit is synchronous and second is "ripple" as cascading, which circuit has a less propagation delay? Wh

Q. Explain Segment Registers in bus interface unit? These are very significant registers of CPU. Why? We will answer this later. In 8086 microprocessor memory is a byte organiz

Question: (a) What are the rationales for an effective and independent regulator? (b) Across Africa, regulators have established Universal Service Funds (USFs) in order to

Q. What is Associative Mapping Cache? The most fastest and flexible cache organization employs an associative memory that is displayed in Figure below. The associative memory s

Which Command permits for vertical alignment of fields one below the other. UNDER Command is used ofr vertical alignment.