Branch (control) hazards in computer architecture, Computer Engineering

Branch (control) hazards in computer architecture:

Branching hazards (also called control hazards) take place when the processor is told to branch -for example, if a definite condition is true, then jump instruction from 1 part of the instruction stream to another - not essentially to the next instruction sequentially. In such type   of case, the processor unable to tell in advance whether it should process the next instruction (instead it may have to move to a distant instruction).

It can result in the processor doing not needed actions.

A cache misses:- A cache miss stalls all  of the instructions on pipeline before and after both condition the instruction causing the miss.

 

 

Posted Date: 10/13/2012 4:22:55 AM | Location : United States







Related Discussions:- Branch (control) hazards in computer architecture, Assignment Help, Ask Question on Branch (control) hazards in computer architecture, Get Answer, Expert's Help, Branch (control) hazards in computer architecture Discussions

Write discussion on Branch (control) hazards in computer architecture
Your posts are moderated
Related Questions
Illustrate the basic structure of the von Neumann machine The following figure shows basic structure of the von Neumann machine. A von Neumann machine has only a single path be

Propositional model: Hence a propositional model was simply an assignments of truth values to propositions. In distinguish, a first-order model is a pair (Δ, Θ) where

Telephone Traffic is measured in (A)  Seconds.  (B)  Hours. (C)  Erlang       (D)  Pulses per minute. Ans: Telephone Traffic is measured in Erlang.

Explain how a critical section avoids Race condition. To prevent Race Condition, concurrent processes should be synchronized. Data consistency needs that only one process m

how to write mobile keypad program in c++

Define Polling. A Polling process is used to recognize the highest priority source by software means. In this process there is one common branch address for all interrupts.

Q. Routines which handle dynamic processes? number of routines which handle dynamic processes:  int pvm_joingroup( char *group ) Enrolls calling process in a na

Q. Explain about Mainframes computer? Mainframes, capable of executing in excess of 53 MIPS, are high-performance, general- purpose computers supporting very large databases, r

E-commerce advance tremendous chance by permitting industrialist to buy Materials at a low price internationally. Also they give companies the opportunity to sell to universal stor

How do you get workflow automation into e-business environment? In order to run smoothly, organizations frequently standardize processes across the organization and support use