Analogue to digital converter, Basic Computer Science

Analogue to digital converter:

In an ADC a range of input values must correspond to a unique digital word.  The type of code used depends on the system but here only binary coding will be considered. 

Consider an analogue signal, which can take on any value between 0 and 7 volts.  For any particular voltage there is a corresponding binary code word. For example, using 3-bit words, the voltage analogue value between 4 and 5 volts would be represented in binary code by the word 100, which would change to 101, when the analogue value passed through 5 volts. 

Figure shows digital representation of an analogue input signals.

14_analog to digital converter.png

The levels at which the code changes are known as quantisation levels, and the intervals between them as quantisation intervals.  In the example given in Figure 5.3.3, the quantisation levels are 0, 1, 2, 3, 4, 5, 6 and 7 volts, and the quantisation interval is 1 volt. 

Using a 3-bit word gives 23 = 8 different quantisation levels.  With a 4-bit word we would have 24 = 16 quantisation levels with 0.5 volt quantisation intervals giving improved resolution over the same range of input voltage. 

Thus the more bits available the greater the resolution for a given range of analogue signal input.  It can be seen from the above that an ADC using an n-bit word would have a resolution of one part in 2n.  


Posted Date: 9/13/2012 8:09:54 AM | Location : United States

Related Discussions:- Analogue to digital converter, Assignment Help, Ask Question on Analogue to digital converter, Get Answer, Expert's Help, Analogue to digital converter Discussions

Write discussion on Analogue to digital converter
Your posts are moderated
Related Questions
The primary step is to start the Debug; this step only consists of typing debug [Enter] on the operative system on time. the "a" (assemble) command is used To assemble a program on

Question 1 Draw the block diagram of von Neumann Architecture and explain about its parts in brief Question 2 Draw the block diagram of Intel 8085 CPU organization and explai

im student of BSCS 1st semester and I have to make project for IT fair and I dont know computer that very much so please I required your help, help me if you can. thanks

number of 4 to 16 line decoders required to get 8 lto 256 line decoder

Consider a CPU that implements two parallel fetch-execute pipelines for superscalar processing. Show the performance improvement over scalar pipeline processing and no-pipeline pro

Given the following grammar: -> [ , ] | -> | { } -> a | b | cwhich are the strings generated by the grammar? Show the parse tree(s). a). { [ a , b ] }b). [ { a } , b ]

file system

Definition of  Algorithm  An algorithm is a design or plan of obtaining a solution to a problem. The solution is presented by listing all steps in which they are carried out.

Question (a) What do we signifies by saying that HTTP is a stateless protocol? (b) Explain three ways of working around that statelessness issue (c) Explain with the help