Advantages & disadvantages of wired-and connection TTL gates, Computer Engineering

Assignment Help:

What are advantages and disadvantages of TTL gates design with Wired-AND connection ?

Ans.

Advantages and disadvantages

In this IC added logic is performed without extra hardware.
There is an effectual reduction in the fan out of the gate.
In the wired- AND link speed of operation rises.
Power dissipation into low output state in P(O) rises due to reduction in effective collector resistor.
Current dissipation in logic 0 state will rises while two TTL gates with passive pull ups are ANDed through wired logic.
The TTL fates along with missing pull up circuit at the collector are also termed as open collector gates. These are finer for the wired connections.

Related Discussions:- Advantages & disadvantages of wired-and connection TTL gates

Write short notes on proton – proton fusion in sun, Q. Write short notes on...

Q. Write short notes on proton - proton fusion in sun. Proton - Proton cycle 1 H 1 + 1 H 1 → 1 H 2 + 1 e 0 + ν (emission of positron as well as neutrino) 1

Explain pass-1 algorithm of passes used in two-pass-assemble, Explain pass-...

Explain pass-1 algorithm of passes used in two-pass assembler? Pass I: (i) Separate the symbol, operand fields and mnemonic opcode (ii) Make the symbol table (iii)

Explain jk flip-flop using sr flip-flop, Q. Explain 4 bit Ripple counter wi...

Q. Explain 4 bit Ripple counter with necessary diagram. Q. Explain JK Master-slave Flip-flop with block diagram and logic design. Q. Explain JK flip-flop using SR flip-flop

Ict, how to become an ict enginer

how to become an ict enginer

Java, what is java?

what is java?

Mapping design principle, The following definition of mapping is adapted fr...

The following definition of mapping is adapted from the first edition of the Set Book: Mapping concerns the relationship between controls and their effects in the world. Nearly al

What are two reasons for using layered protocol, What are two reasons for u...

What are two reasons for using layered protocol? Layered protocol implies protocols used into each layer are the layer's own business that is they don't influence protocol of a

Define a protocol when an error recovery develop for a link, Suppose you ha...

Suppose you have to develop an error recovery protocol for a link that is unreliable and delay sensitive, which of the following protocol would you choose? (i) Stop & wait.

Draw the circuit diagram of a Master-Slave J-K flip-flop, Draw the circuit ...

Draw the circuit diagram of a Master-slave J-K flip-flop using NAND gates. What is race around condition? How is it eliminated in a Master-slave J-K flip-flop? Ans. Using NA

How do cmos and acpi relate to bios, Complementary metal oxide semiconducto...

Complementary metal oxide semiconductor (CMOS) refers to a chip inside your computer that saves your BIOS settings. As a result, the terms CMOS & BIOS are sometimes used interchang

Write Your Message!

Name

Email id

Message

Verfication Code

User Account

All Pages