Addressing mode of 8086-microprocessor, Assembly Language

Addressing mode of 8086 :

Addressing mode specify a way of locating operands or data. Depending on the data types used the memory  addressing  modes and in the instruction  ,  any instruction  may  belong   or  some may not belong to one or more  addressing modes. Thus the addressing modes explained the types of operands and the way they are accessed for executing an instruction. We will present the addressing modes of the instructions here depending on theirtypes.The instructions can be categorizedaccording to the flow of instruction execution as (i) Control transfer instructions and (ii) Sequential control flow instructions.

On the other hand, the control transfer instructions and transfer control to some predefined address or the address somehow indicated in the instruction, after their execution. For an example, CALL,INT, JUMP and RET instructions fall under this category.

Sequential control flow instructions transfer control after execution to the next instruction appearing immediately after it (in the sequence)in the program. For instance, the, logical, arithmetic,processor control and data transfer instructions are sequential control flow instructions.

 

 

Posted Date: 10/10/2012 5:26:43 AM | Location : United States







Related Discussions:- Addressing mode of 8086-microprocessor, Assignment Help, Ask Question on Addressing mode of 8086-microprocessor, Get Answer, Expert's Help, Addressing mode of 8086-microprocessor Discussions

Write discussion on Addressing mode of 8086-microprocessor
Your posts are moderated
Related Questions
8251 Programmable/Communication Interface As an instance of a serial interface device let us suppose Intel's 8251 A programmable communication interfaces. The 8251A is diagram

You are to create an assembly program for the MSP430 that correctly measures the wind direction, to a precision of 45° (N, NW, W, SW, S, SE, E, NE), using the MSP430's ADC. Your

Will be needing help with assembly language assignments over the course of 4 weeks

Cache controller The cache controller is the mind of the cache.  Its responsibilities include:  performing the  snarfs and snoops, updating the  TRAM  and SRAM and implementing

Overview of Intel Pro-Pentium : The 2 chief players in the PC CPU market are Motorola and Intel.  Intel has enjoyed incredible success with its processors since the early 1980

Difference between div and idiv

Entering a Program In this section, we will explain the procedure for entering a small program on IBM PC with DOS operating system. Assume a program of addition of 2 bytes, as

Assembler Directives and Operators The major advantage of machine language programming is directly that the memory control is in the hands of the programmer, so that, he can be

IRET : Return from ISR:- When an interrupt service routine is called, before transferring control to it, the IP, CS  register and flag registers are stored in the stack to ment

External System Bus Architecture : This is a 16 bit processor with 40 pins. It has twenty address pins and out of which sixteen are utilized as data pins. This concept of by us