Address translation with dynamic partition, Computer Engineering

Address translation with dynamic partition:

Given figure shows the address translation process with dynamic partitioning, where the processor provides hardware support for address protection, translation and relocation.


995_Address translation with dynamic partition.png

Address translation having dynamic partition

The base register keeps the entry point of the program, and can be added to a relative address to produce an absolute address. The bounds register show the ending location of the program, which is utilized to compare with each physical address produced. If the later is within bounds, then the execution can proceed; or else, an interrupt is produced, indicating illegal access to memory. The relocation can be simply supported with this mechanism having the new beginning address and ending address assigned respectively to the base register and the bounds 7 register.

Posted Date: 10/13/2012 5:49:43 AM | Location : United States

Related Discussions:- Address translation with dynamic partition, Assignment Help, Ask Question on Address translation with dynamic partition, Get Answer, Expert's Help, Address translation with dynamic partition Discussions

Write discussion on Address translation with dynamic partition
Your posts are moderated
Related Questions
Computer Arithmetic Data is manipulated with the help of arithmetic instructions in digital computers. Data is manipulated to  produce the results  necessary  to  provide solut

Explain the Communications of Request/Response Communications requirements for message or procedural- based interaction are very similar. Application interaction (client-server

Q. Explain Shift register with diagram and waveform.   Q. Write a short note on Decoder.

I think if 8259 gives interrupt then it will be serviced instantly but since into pin is left hanging the insr bit will never be set...and so whenever any interrupt occurs

As per Nyquist criterion the sampling rate is (A) 2fs                                                  (B) (1/2)fs (C) (1/2fs)

What is meant by inter process communication? Inter process Communication: The OS give the means for cooperating processes to communicate with each other through an inter pro

what do you mean by inter it is display the frame having 525 scan lines

Write the truth table for a clocked J-K flip-flop that is triggered by the positive-going edge of the clock signal. Ans. Logic diagram of JK flip flop Truth T

Explain two dimensional array In two dimensional arrays, array is a pointer-to-pointer-to-data type.: at the first level, it points to a block of pointers, one for each row. Th

Minimise the logic function F (A, B, C, D) = Π M (1, 2, 3, 8, 9, 10, 11,14) ⋅ d (7, 15) Use Karnaugh map.   Ans. Given function F=∏M(1,2,3,8,9,10,11,14).d(7, 15) F'=B'D+B'C+AC+AB'