How the conversion process modifies the signal

Assignment Help Electrical Engineering
Reference no: EM131445479

Experiment: Analog/Digital Conversion

Introduction

Most digital signal processing systems are interfaced to the analog world through analog- to-digital converters (A/D) and digital-to-analog converters (D/A). The purpose of this experiment is to observe how the conversion process modifies the signal. A circuit board having separate sample-and-hold (S/H), A/D and D/A sections is provided for this experiment. It allows easy access to the signals at each stage of these conversion processes.

Equipment Needed

- Digital Scope with event - Function generator - Analog/digital conversion averaging capability circuit board

Pre Lab

Read the appropriate section(s) of your electronics text dealing with A/D and D/A conversion, as well as S/H circuits.

Procedure

1. Connect the analog/digital conversion circuit board as shown in Fig. 1. Be sure to observe correct polarity in connecting the +/- 15-V power supplies. The function generator and oscilloscope ground leads should be connected to either "analog ground." The power supply common lead is connected to "digital ground." Set the FG for a dc output1 voltage of 0 V. Connect the scope channel 1 to the analog input (to the S/H), and channel 2 to the analog output (from the D/A converter).

2. Vary the dc voltage at the analog input slowly from 0 V to 5 V. The eight LEDs indicate the digital value of the converted analog input voltage. The 8-bit byte should vary from 00h to FFh . Determine what happens when the analog input voltage goes below zero, or above 5 V.

3. Using an increment of 1 mV in the analog voltage, carefully determine the voltage change (to the nearest 1 mV) required to produce a 1-bit change in the digital output. Use the dc voltmeter to accurately measure the input voltage. This is the "quantization step size" of the A/D converter.

1To obtain dc output from the HP 33120A, press and hold the buttons for two waveforms, such as sine and triangle, simultaneously for several seconds. Remember that the actual output voltage amplitude will not agree with the programmed value unless the output termination is set to "High Z."

4. Use a dc voltmeter connected between "analog ground" and "VREF" to measure the internal reference voltage of the A/D and D/A converters. The result should be 5 V, plus or minus 5%. Divide VREF by (28 -1) and compare with the quantization step size measured in the previous step. These two results should be equal.

5. Set the FG for a 100-mVpp 50-Hz triangle wave with a 100-mV dc offset. Connect channel 1 of the scope to show this analog input waveform, and connect channel 2 to show the output voltage of the sample-and-hold stage, labeled "S/H OUT." Trigger from channel 1. You will need to use event averaging to obtain a low-noise display at 50 mV/div. Record this display which documents the relationship between the low-frequency input signal and an analog sampled version of it.

6. Keep the same setup as the previous step, except move channel 2 to the "analog output." This output shows the result of digitizing the sampled signal, and then converting it back to analog form. Record this display which documents the relationship between the low-frequency input signal and a sampled and quantized version of it.

Report

1. Discuss the meaning of "quantization step size." Give its numerical value for this A/D converter as measured in steps 3 and 4.

2. Determine the quantization step size from the waveform recorded in step 6. Include this waveform in your report and label it to show how the quantization step size was determined from it. Note that this is the quantization step size for the D/A converter, not the A/D converter.

3. Compute the signal-to-noise ratio (SNR) of the signal leaving the D/A converter in this experiment. Assume that the signal is (a) a sine wave, adjusted to have a peak- to-peak voltage exactly equal to the full-scale voltage of the D/A converter, and (b) a sine wave having a peak-to-peak voltage of 100 mV. For comparison, the SNR of a vinyl record in new condition playing a loud passage of music is about 60 dB, dropping to 40 dB as it wears out, and a CD player can achieve better than 90 dB SNR.

4. Describe in a qualitative manner what the S/H section is doing. (You may need to do some library research to answer this.)

Reference - Signal-to-Noise Ratio

As you have observed in this experiment, the output signal from the D/A converter is actually a "stair-step" approximation to the original continuous input signal. The difference between the output and input signals can be considered to be noise. Approximate calculations (which assume that the signal is not correlated with the conversion clock) give the rms noise voltage as follows:

Vn,rms = V12REF2b (1)

where b is the number of bits used (8 in this case) and VREF is the D/A reference voltage. The rms value of the processed signal should be computed based only on its ac content. SNR is defined as follows:

Vsig,rms 2
SNR = V (2)
SNR is most commonly stated in decibel notation as:

Vsig,rms 2 Vsig,rms
SNRdB =10log10 Vn,rms = 20log10 VREF + 10.8 + 6b (3)

Fig. 1 Top view of analog/digital conversion experiment circuit board. Observe polarity when connecting the +/- 15-V power supplies.

Fig. 2 Schematic diagram of analog/digital conversion experiment circuit board.

Attachment:- Assignment.rar

Reference no: EM131445479

Questions Cloud

Cash flow diagram for future value : Draw and solve the Cash Flow Diagram for Future Value “F”. This is a 10 year Cash Flow, and interest rate is a compounded 7%. $11,000.00 is Invested Today for a piece of testing equipment. Salvage Value (amount you can sell the equipment at scrap val..
In what ways were russia and japan and turkey changing : By the second half of the nineteenth century, states such as the Ottoman Empire and Russia began to experience a wanning of power, and in some areas, declines. European states and eventually the United States, concurrently were vastly expanding th..
Difference between the stark law and the anti kickback law : What is the difference between the Stark Law and the Anti Kickback Law? Give at least two references from peer reviewed journals or articles. Should be at least a page long
Verify the requirements of a saddle point : Suppose that f : [0, 1] × [0, 1] → R is strictly concave in x ∈ [0, 1] and strictly con vex in y ∈ [0, 1] and continuous. Then there is a point (x ∗, y ∗)
How the conversion process modifies the signal : The purpose of this experiment is to observe how the conversion process modifies the signal. A circuit board having separate sample-and-hold (S/H), A/D and D/A sections is provided for this experiment.
Describe your approach in selecting the hmis area : Describe your approach in selecting the HMIS area first prioritized for change (i.e., clinical, management, strategic decision support, or eHealth applications). Outline the considerations for identifying a potential vendor for these services. Ple..
Important part of the career management process : Why is career appraisal (PPS) such an important part of the career management process? Do you think that career appraisal inevitably leads to a change in career strategies or goals?  Why or why not?
Summarize anticipated results in terms of costs and benefits : Analyze the method that you are supporting, detailing the strengths and weaknesses from all stakeholder group (e.g., patient, provider, and third-party payer) perspectives. Provide an example of the model in real time or as a scenario. Summarize t..
Was the article logically organized and clearly presented : If it is New Research (a. above), make note of how the author states the question or questions she or he examined and what his answer to the question is. If it is an Old View/New View article (b. above), identify the other scholars the author is ..

Reviews

Write a Review

Electrical Engineering Questions & Answers

  State of shift register means have to draw only waves

A bidirectional shift register is one in which the datacan be shifted either left or right. It can be implemented by usinggate logic that enables the transfer of a data bit from one stageto the next stage to the right or to the left, depending on ..

  How to calculate capacitance from the given values

How to calculate capacitance from these values, Admittance(s) (2.9981e-6 + 8.3651e-14j), Terminal current(A) (5.9961e-6 + 1.673e-13j), Angular frequency(rad/s) (628.3185) and Electrical potential(v*m^2) (3.48e-12) all in 100Hz frequency

  What is the zener current

An unloaded zener regulator has a source voltage of 24 V, a series resistance of 470 ?, and a zener voltage of 15 V. What is the zener current?

  Determine il and vl after two time constants of the storage

Determine the mathematical expressions for iL and vL following the closing of the switch in given figure.- Determine iL and vL after two time constants of the storage phase.

  Change program in the breadboard to match this new logic

In Logisim implement a circuit similar to the one in figure 8-10, but which produces output which is the opposite of the input switch (e.g. the LEDs are 0 when the switch is 1, and 1 when the switch is 0). Change the program in the breadboard to m..

  Determine the trans-conductance of such a device

where vsat is a relatively constant velocity. Determine the trans-conductance of such a device.

  What is the decimal equivalent of the bcd numbers

According to the Nyquist sampling theorem, faithful reconstruction of an analog signal with a bandwidth of 29 kHz would require a sampling frequency of at least. what is the decimal equivalent of the following binary coded decimal number.

  Estimate the total power consumed by the circuit

Figure 1 shows an ALS logic circuit. Estimate: The current IOL. The delay in a 1-to-0 transition at one of the inputs of GATE 1 appearing as an effect at the output of GATE 5. The total power consumed by the circuit in a quiescent state

  What happens if r was infinite in parallel rlc circuit

What happens if R was infinite in parallel RLC circuit and What happens if R was zero in parallel RLC circuit what will be the circuits can we still apply the neper frequency now which will be zero

  Find the approximate value of the line integral of a vector

How do you find the work done in moving a test charge by an infinitesimal distance in an electric field?

  Deriving fdtd from fvtd

Deriving FDTD from FVTD. Show that the finite volume method described by Equations (15.14)-(15.17) collapses to the FDTD algorithm when the grid cells are orthogonal. Hint: on each cell edge, use only the field components parallel

  Determine what will be the steady-state output position

A motor and position controller has an output position x(t) and an input voltage v(t). The transfer function for the system is X/V = [64(s+4)]/[s^2 +4s+8] (a) Determine x(t) for a unit step input voltage such that v(t) = 1u(t).

Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd