Create a clock divider module to divide the master clock

Assignment Help Other Engineering
Reference no: EM131268784

Project - Simple Vending Machine FSM

Objective

The objective of this project is to implement, in VHDL, a Finite State Machine, using the main clock of the Digilent Board to drive the state machine. The finite state machine will control a vending machine to dispense soda cans that are worth 50¢. Since this project will require several modules, consider using a mixed schematic/VHDL design, where you can use a schematic as the top level module, and have each sub-module defined in VHDL.

The vending machine has three inputs:

QUARTER: a signal that goes high and then low when a quarter has been deposited

CLOCK: a clock that will drive the FSM

RESET: a signal that will reset the FSM to its initial state

The vending machine has two outputs:

COUNT: a signal that goes high when a single quarter has been accepted. This signal should remain high for one clock cycle.

DISPENSE: a signal that goes high when the soda has been dispensed

Part I

Create a clock divider module to divide the master clock (at 50MHz) to a 1Hz clock. You may also need to create a switch debouncer for the QUARTER input to avoid confusing the FSM.

Part 2

Create your state diagram that you will use to implement the FSM VHDL module. The vending machine behaves as follows:

· If the RESET input is asserted, the FSM will go to the initialization state (S_init) immediately. All of the outputs should be zero in this state.

· From the initialization state S_init, the FSM will unconditionally go to the wait state (S_wait)

· From the wait state S_wait, the FSM waits for the QUARTER switch to be activated.

· If QUARTER is asserted, the FSM goes to state S_Q1. In this state, the COUNT output is set to 1, indicating that a quarter has been accepted. The FSM will stay in this state until the QUARTER input is de-asserted. When this occurs, the FSM goes to state S_QW1, then unconditionally to state S_QW2 and the COUNT output is set to 0. The FSM waits for the QUARTER switch to be activated.

· If QUARTER is asserted while the FSM is in S_QW2, then the state machine goes to state S_Q2. In this state, the COUNT output is again set to 1. The FSM will stay in this state until the QUARTER input is de-asserted. When this occurs, the FSM goes to S_QW3, and then unconditionally to state S_dispense, the COUNT output is set to 0, and the DISPENSE output is set to 1.

· From state S_dispense, the FSM unconditionally goes to state S_init.

Your VHDL MUST have two process: a next-state process to determine the change of states, and a output_logic process, to determine the outputs. Please include a state diagram and test bench outputs in your report. Put all VHDL code, including test benches in the appendix.

Reference no: EM131268784

Questions Cloud

Paper relating to object orientation : It should state the problem, provide background and motivation, and describe novel approaches (proposed by others or by you). Your paper might or might not require programming, depending on its focus.
Knowledge-based systems and expert systems : Distinguish between knowledge-based systems and expert systems. Explain the terms "rule-based" and "inference engine" in relation to expert systems. Discuss the programming languages used for expert systems
Principles ofdirect manipulation : Name two ways you could update the above interface to support the principles ofdirect manipulation. Draw a sketch of your redesign.
Think of a security policy : Think of a security policy you may have encountered either at school or in the workplace. Why do you suppose it was set up that way? Do you think it was effective? Would you arrive at the same solution if you were a network manager?
Create a clock divider module to divide the master clock : Create a clock divider module to divide the master clock (at 50MHz) to a 1Hz clock. You may also need to create a switch debouncer for the QUARTER input to avoid confusing the FSM.
Review hypothesis testing concepts using minitab : In the Analyze phase of the DMAIC approach, we shall test several hypotheses in order to determine the factors that the outputs (which need to be improved) depend on.
Does the x coordinate ever increase at a faster rate : Find for defined implicitly by the equation exy=x2+y+1, and evaluate at (0, 0).- Does the x coordinate ever increase at a faster rate than the y coordinate? Explain.
What controls the electrical properties of the atom : What controls the electrical properties of the atom? The valence electron is referred to as a ______? When silicon atoms combine to form a solid, they arrange themselves into an orderly pattern called ____________ ?
When is the rate of increase of the area the smallest : Show that the area does not increase at a constant rate. When is the rate of increase of the area the smallest? The largest? Explain.

Reviews

Write a Review

 

Other Engineering Questions & Answers

  Theoretical maximum and minimum values

Sketch the following waveforms, and include the theoretical maximum and minimum values of each waveform:

  The following system of non-linear equations

1. In an Excel worksheet titled "Solver", solve the following system of non-linear equations using the Solver and find u, v, and t. Eqn

  Diffusivity of water vapor in air

Temperature of outlet water, 25.3SoC Partial pressure of water in inlet air, 6.27 ton; and in outlet air, 20.1 torr The value for the diffusivity of water vapor in air is 0.22 cm2/s at 0°C and 1 atm. The mass velocity of air is taken relative to t..

  Explain weighted average cost australia oil and gas

Microeconomic theory used (5 slides total), no provided source, you guys need to think professionally and get it from good source of information about: Sticky price (with graph/chart), Opportunity cost on oil and gas Australia( with chart) and Weig..

  Find location of critical section in the shaft

Find Location of critical section in the shaft.

  Discuss the ethical issues involved in this case

Review the case study: "Late confession" and discuss the ethical issues involved in this case and explain how you would analyze the case

  Discrete op amp

Discrete Op Amp - designing an amplifier which has the capabilities - Calculations and circuit design graph.

  Discover five earlier precursor technologies

Follow the paradigm technology backwards to discover at least 5 earlier precursor technologies (levels). Find those that have had a major influence on the paradigm tech (not just versions of the same technology).

  Discuss discrete and analog i-o points

Compare and contrast DCS, PLC, and SCADA systems, define PLC, DCS, and SCADA and discuss discrete and analog I/O points

  Find the peak-to-peak amplitude of the output sine wave

Using C = 1.6 nF, find the value of R such that the circuit of Fig. 18.12 produces 10-kHz sine waves. If the diode drop is 0.7 V, find the peak-to-peak amplitude of the output sine wave. How do you modify the circuit to double the output amplitude..

  Wide applications of power electronics

What would be the future of power electronics? Please be brief for this part.

  What is the effort force of the motor

A block and tackle system with 3 supporting strands is used to lift a large metal plate in a automotive factory. What is the effort force of the motor needed to lift a 90 lb plate?

Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd