Write notes on clamping, Electrical Engineering

Assignment Help:

Q. Write notes on clamping ?

Clamping network shifts (clamps) a signal to a different d.c level, that is it introduces a d.c. level to an a.c signal. Hence, the clamping network is also known as d.c reference signal to the video signal. The clamping network has the various circuit components like a diode, a capacitor and a resistor. The time constant for the circuit G=RC must be large so that the voltage across the capacitor does not discharge significantly when the diode is not conducting.

In the clamper circuit the diodes are assumed to be ideal. A square waveform with maximum amplitude of V is given as the input to the network. During the positive half cycle, the diode conducts, ie it acts like a short circuit. The capacitor charges to V volts. During this interval, the output which is taken across the short circuit will be V0= 0 V. During the negative half cycle, the diode is open. The output voltage can be found out by applying Kirchoff's Law.

-V-V-V0 = 0

Therefore, V0= -2V

The analysis of the clamper circuit can be done as follows. Determine the portion of the input signal that forward biases the diode. When the diode is in short circuit condition, the capacitor charges up to a level determined by the voltage across the capacitor in its equivalent open circuit state. During the open circuit condition of the diode, it is assumed that the capacitor will hold on to all its charge and therefore voltage. In the clamper networks, the total swing of the output is equal to the total swing of the input signal.


Related Discussions:- Write notes on clamping

Explain the power transmission lines, Explain the Power Transmission Lines ...

Explain the Power Transmission Lines Transmission and distribution of electric power is accomplished by using overhead lines or underground cables. Overhead lines are normally

Nop no operation instruction , NOP No Operation Instruction No operati...

NOP No Operation Instruction No operation  is performed  when this  instruction is executed. The instruction format is             NOP All  registers and flags  re

What is inter digit time, Q. What is inter digit time? Break time is no...

Q. What is inter digit time? Break time is nominally 61 ms and make time is nominally 39ms. Digits are separated by idle period of 300 ms known as inter digit time. It is vital

Jfet applications, how is it possible to operate Q3 with no dc drain? where...

how is it possible to operate Q3 with no dc drain? where is the dc operating point?

Find 2s complement of 8-bit no. by assembly language program, Write an asse...

Write an assembly language program to determine one's complement and two's complement of an 8-bit number. Ans One's complement of an 8-bit number LDA 2501H CMA STA

Describe an integrator circuit, Q. Describe an integrator circuit ? A c...

Q. Describe an integrator circuit ? A circuit in which output voltage is directly proportional to the integral of the input is known as an integrating circuit. An integrating c

Explain the meaning of synchronous counters, Explain the meaning of Synchro...

Explain the meaning of Synchronous Counters? In the synchronous counters the clock inputs of all the flip-flops are connected together and are triggered by the input pulses, the

Advance manufacturing technologies.., what are theold and new technologies ...

what are theold and new technologies of manufaturing of the harvestor. atleast of five components

Configured the dual processor architecture, Configured dual processor archi...

Configured dual processor architecture  In centralized SPC, dual processor architecture can be configured to operate in following one of three modes: 1.  Standby mode: In

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd