Which TTL logic gate is used for wired anding, Computer Engineering

Assignment Help:

Which TTL logic gate is used for wired ANDing ?

Ans. Open collector output, TTL logic gate is used.

Related Discussions:- Which TTL logic gate is used for wired anding

What is load-through or early restart, What is load-through or early restar...

What is load-through or early restart? When a read miss happens for a system with cache the needed word may be sent to the processor as soon as it is read from the main memory

Sorting algorithms, Two way merge sort for 84,83,78,90,23,123,98,159,8,200

Two way merge sort for 84,83,78,90,23,123,98,159,8,200

Define lazy swapper, Define lazy swapper. Rather than swapping the who...

Define lazy swapper. Rather than swapping the whole process into main memory, a lazy swapper is used. A lazy swapper never swaps a page into memory unless that page will be re

Which is the best tool for monitoring weblogic server(wls8), WLS8 handles J...

WLS8 handles JMX but it uses weblogic execution of JMX server. It does not supports generalise sun javax API which can be used with any JVM. There are some patches available which

What do you mean by first fit, What do you mean by first fit? First fi...

What do you mean by first fit? First fit allocates the first hole that is big enough. Searching can either begin at the beginning of the set of holes or where the last first-f

What is master clock signal in control unit, Q. What is Master Clock Signal...

Q. What is Master Clock Signal in Control Unit? The Master Clock Signal: This signal causes micro-operations to be executed in a square. In a single clock cycle either a single

State and prove demorgan's second theorem, State and prove Demorgan's secon...

State and prove Demorgan's second theorem Proof: Demorgan's second theorem = A‾ + B‾ The two sides of the equation here = A‾ + B‾ is represented through the logic d

Define memory management system, Define memory management system? The p...

Define memory management system? The part of the computer system that supervises the flow of information among auxiliary memory and main memory is known as memory management sy

How do we synthesize verilog into gates with synopsys, How do we synthesize...

How do we synthesize Verilog into gates with Synopsys? The answer can, of course, occupy various lifetimes to completely answer.. BUT.. a straight-forward Verilog module can b

Need of cisc cpu - computer architecture, Need of CISC CPU - computer arc...

Need of CISC CPU - computer architecture: Why is Intel spending money and time to manufacture the Pentium II and the Pentium III? The answer of this question is simple, ba

Write Your Message!

Name

Email id

Message

Verfication Code

User Account

All Pages