What is an arithmetic processor, Computer Engineering

Assignment Help:

Q. What is an arithmetic processor?

A distinctive CPU necessitates most of the control and data processing hardware for implementing non-arithmetic functions. As the hardware costs are directly related to chip area, a floating point circuit being composite in nature is expensive to implement. They require not to be included in instruction set of a CPU. In such systems floating-point operations were applied by employing software routines.  

This implementation of floating point arithmetic is definitely slower than hardware implementation. Now question is whether a processor can be constructed just for arithmetic operations. A processor if devoted exclusively to arithmetic functions can be used to implement a full variety of arithmetic functions in hardware at a relatively low cost. This can be done in a single Integrated Circuit. So a special purpose arithmetic processor for performing only arithmetic operations can be constructed. This processor physically may be separate however can be utilized by CPU to execute complex arithmetic instructions. Please note in the absence of arithmetic processors these instructions can be executed using slower software routines by the CPU itself. So this auxiliary processor improves the speed of execution of programs having several complex arithmetic computations.

An arithmetic processor also assists in reducing program complexity as it provides a richer instruction set for a machine. A number of the instructions which can be assigned to arithmetic processors can be related to subtraction, addition, division and multiplication oftrigonometric functions, logarithms, exponentiation and other floating point numbers.


Related Discussions:- What is an arithmetic processor

Explain the categories of design patterns, Question: (a) Explain the th...

Question: (a) Explain the three categories of design patterns. Give two examples from each category. (b) When describing a pattern what is the purpose of "The Intent", an

Explain the ccitt hierarchical structure of switching, Explain the CCITT hi...

Explain the CCITT hierarchical structure of switching using block schematic. Hierarchical network are able of handing heavy traffic where needed, and at similar time use mini

Scoreboards- constrained-random verification methodology, Scoreboards- Cons...

Scoreboards- Constrained-Random Verification Methodology Scoreboards are used to verify that data has successfully reached its destination whereas monitors snoop the interfaces

Branch (control) hazards in computer architecture, Branch (control) hazards...

Branch (control) hazards in computer architecture : Branching hazards (also called control hazards) take place when the processor is told to branch -for example, if a defin

Client server using c, client server or multithreaded client-server, where ...

client server or multithreaded client-server, where server will create pool of worker threads (say 5) to provide services to pool of clients (say 5 ).Server should be behaving as a

Evaluate sop expression, Q. For function F(x,y,z) = ∑m(0,1,2,6,7) using TRU...

Q. For function F(x,y,z) = ∑m(0,1,2,6,7) using TRUTH TABLE only.   1. Find SOP expression 2. Implement this simplified expression using two level AND-to-OR gate network 3. I

Address translation - computer architecture, Address translation: ...

Address translation: Compiler time : If it is known in advance that a program will reside at a particular location of primary memory, and then the compiler can be told to

Explain XLAT instruction with help of example, Q. Explain XLAT instruction ...

Q. Explain XLAT instruction with help of example? Let's presume a table of hexadecimal characters signifying all 16 hexadecimal digits in table: HEXA      DB      '012345678

Explain the difference between ram and rom, RAM: Read / Write memory, High ...

RAM: Read / Write memory, High Speed, Volatile Memory. ROM: Read only memory, Low Speed, Non Voliate Memory.   RAM- Random Access memory it is a Volatile Memory.  volatil

Bernstein conditions for detection of parallelism, Bernstein Conditions for...

Bernstein Conditions for Detection of Parallelism For implementation of instructions or block of instructions in parallel, it should be guaranteed that the instructions are ind

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd