What are parity generator and checker, Computer Engineering

Assignment Help:

What are parity generator and checker?

Ans:

While a digital signal is transmitted, this may not be received correctly through the receiver. At the receiving end this may or may be impossible to detect the error. To overcome this difficulty, an extra bit is attached to the n-bit code word to create the number of bits (n+1) in that a way in order to make the number of ones in the resulting (n+1) bit code odd or even. After that this will be an error detecting code. Therefore for detection of error this extra bit is termed as parity bit. Parity term is utilized to specify the number of ones in a word like odd or even. A logic circuit which checks the parity of a binary word is termed as parity checker. Likewise a logic circuit which generates an additional bit to make the digital word of required parity (even or odd) is called parity generator.


Related Discussions:- What are parity generator and checker

Where engaged tone is generated, E ngaged tone is generated in the: (...

E ngaged tone is generated in the: (A)  Telephone instrument of calling subscriber (B)  Telephone instrument of called subscriber (C)  Exchange (D)  Repeater

Explain bitwise left shift and right shift operators, Bitwise Left Shift an...

Bitwise Left Shift and Right Shift Operators: > shift-expression : additive-expression shift-expression > additive-expression The bitwise shift operators shift their

Final implementation of object oriented modelling, Final Implementation of ...

Final Implementation of Object oriented modelling Final Implementation: At this phase, the final execution of classes and  relationships developed while object design takes

What is secondary storage systems, There are various limitations of primary...

There are various limitations of primary memory like limited capacity which is its not enough to store a very large volume of data and volatility which is when power is turned off

Salient features of direct addressing mode, Q. Salient features of direct a...

Q. Salient features of direct addressing mode? A number of salient points about this technique are: This scheme offers a limited address space since if address field has

What is tcas, tCAS is the number of clock cycles required to access a parti...

tCAS is the number of clock cycles required to access a particular column of data in SDRAM. CAS latency is the column address strobe time, sometimes referred to as tCL.

Explain magnetic read and write mechanisms, Q. Explain Magnetic Read and Wr...

Q. Explain Magnetic Read and Write Mechanisms? Data are recorded on and then retrieved from disk via a conducting coil called the head. In numerous systems there are two heads,

Define the register length, Q. Define the Register Length? Register Le...

Q. Define the Register Length? Register Length: Asignificant characteristic related to registers is length of a register. Generally the length of a register is dependent on it

Describe the concepts of information systems delivery cycle, Write a 2-3 pa...

Write a 2-3 page paper (excluding title, abstract, introduction, and references) describing the concepts of the Information Systems Delivery Cycle (SDLC) and how the Project Manage

Define elimination of common sub expression, Explain Elimination of common ...

Explain Elimination of common sub expression during code optimization An optimizing transformation is a regulation for rewriting a segment of a program to enhance its execution

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd