What are drawbacks of electronic data interchange processes, Computer Engineering

Assignment Help:

What are the drawbacks of Electronic Data Interchange processes?

Disadvantages of EDI processes are given below:

1. The X12 standard is so huge and general

2. Electronic Data Interchange communications negotiate a technical agreement to explain exactly what subset of EDI they will employ

3. EDI variants explain some optional EDI tools as mandatory and others as forbidden identify additional inter-component restrictions, specify a subset of codes in used code sets which will be accepted and used, might add additional codes, and limit the transaction sets which will be used.

4. The lack of semantic rigor within the meanings of different tools of EDI messages

5. Without being semantically-enabled, Electronic Data Interchange messages are unable to be interfaced along with Semantic Web Services

6. EDI is more expensive: several companies are only doing business along with others who use Electronic Data Interchange. When a company wants to do business along with three organizations, they should implement an EDI program. That expense may be very costly for small companies.


Related Discussions:- What are drawbacks of electronic data interchange processes

Problems for decision tree learning, Appropriate Problems for Decision Tree...

Appropriate Problems for Decision Tree Learning : However remember there that is a skilled job in "AI" to choose exactly the right learning representation ormethod for a parti

Explain FIFO page replacement algorithm, Explain FIFO Page replacement algo...

Explain FIFO Page replacement algorithm. FIFO policy: This policy only removes pages in the order they entered in the main memory. By using this policy we simply eliminate a

Which translator perform macro expansion, Which translator perform macro ex...

Which translator perform macro expansion, is called? Ans. Macro pre-processor perform macro expansion.

Write a verilog code for synchronous and asynchronous reset, Write a Verilo...

Write a Verilog code for synchronous and asynchronous reset? Synchronous  reset, synchronous means clock dependent so reset must not be present in sensitivity disk eg: alway

What are vectored interrupts, What are vectored interrupts? To decrease...

What are vectored interrupts? To decrease the time involved in the polling process, a device requesting an interrupt may recognize itself directly to the processor. Then the pr

Data Warehousing Job Scheduling, 1) Define a job scheduling strategy that w...

1) Define a job scheduling strategy that will meet business requirement of reporting availability by 6am CST for the following cubes? Show the job scheduling dependencies in a pict

Pci bus transactions - computer architecture, PCI bus transactions: PC...

PCI bus transactions: PCI bus traffic is prepared of a series of PCI bus transactions. Each transaction is build up of an address phase that is followed by 1 or more data phas

Detail explanation of cryptographic modules, Detail explanation of Cryptogr...

Detail explanation of Cryptographic modules Physical security of the cryptographic modules is also built in order to provide total security of the whole system and protect from

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd