What are drawbacks of electronic data interchange processes, Computer Engineering

Assignment Help:

What are the drawbacks of Electronic Data Interchange processes?

Disadvantages of EDI processes are given below:

1. The X12 standard is so huge and general

2. Electronic Data Interchange communications negotiate a technical agreement to explain exactly what subset of EDI they will employ

3. EDI variants explain some optional EDI tools as mandatory and others as forbidden identify additional inter-component restrictions, specify a subset of codes in used code sets which will be accepted and used, might add additional codes, and limit the transaction sets which will be used.

4. The lack of semantic rigor within the meanings of different tools of EDI messages

5. Without being semantically-enabled, Electronic Data Interchange messages are unable to be interfaced along with Semantic Web Services

6. EDI is more expensive: several companies are only doing business along with others who use Electronic Data Interchange. When a company wants to do business along with three organizations, they should implement an EDI program. That expense may be very costly for small companies.


Related Discussions:- What are drawbacks of electronic data interchange processes

Define usb, Define USB. The Universal Serial Bus(USB) is an industry st...

Define USB. The Universal Serial Bus(USB) is an industry standard developed to give two speed of operation known as low-speed and full-speed. They provide simple, low cost and

Explain the use of functions in parallel programming, Q. Explain the Use of...

Q. Explain the Use of functions in parallel programming? include "pvm3.h" main() {    int cc, tid, msgtag;    char buf[100];    printf("%x\n", pvm_mytid());

Use of parallel construct with private clause, Q. Use of parallel construct...

Q. Use of parallel construct with private clause? In this example we would see use of parallel construct with private and firstprivate clauses. At end of program i and j remain

Address phase - computer architecture, Address phase: A PCI bus transa...

Address phase: A PCI bus transaction starts having an address phase. The initiator,  after seeing that it has GNT# and the bus is inactive, drives the target address onto the

Which layer is not present in TCP/IP model, Which Layer is not present in T...

Which Layer is not present in TCP/IP model? Presentation layer is not present into Transfer Control Protocol/IP Model.

Main memory location, Poor Richard's cache as explained in Conference Topic...

Poor Richard's cache as explained in Conference Topic 2. Suppose that a 7th word (gggg gggg) from main memory location 011110 is read and stored in cache. a) Determine the cach

What is a abap/4 module pool, What is a ABAP/4 module pool? -Every dynp...

What is a ABAP/4 module pool? -Every dynpro refers to exactly one ABAP/4 dialog program. Like a dialog program is also known as a module pool ,since it having on interactive mo

Explain functions of direct memory access, Q. Explain functions of direct m...

Q. Explain functions of direct memory access? Though CPU intervention in DMA is minimised however it should use path between interfaces that is system bus. So DMA involves an e

The spanning tree of connected graph with 10 vertices, The spanning tree of...

The spanning tree of connected graph with 10 vertices have 9 edges of spanning tree of connected graph with 10 vertices

Positive logic nand gate is equivalent to negative logic nor, Show that a p...

Show that a positive logic NAND gate is equivalent to negative logic NOR gate. Ans:  Positive logic denotes True or 1 with a high voltage and False or 0 with a low volt

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd