Voltage doubler, Electrical Engineering

Assignment Help:

Voltage Doubler:

The network of Fig. is a half wave voltage doublers. During the positive voltage half cycle across the transformer, secondary diode D1 conducts, charging capacitor C1 up to the peak rectified voltage charges capacitor C1 to Vm with the polarity shown in fig. during the negative half cycle of the secondary voltage, diode D1 is cut off and diode D2 conducts charging capacitor C2. Since diode D2 acts as a short during the negative half cycle, we can sum the voltages a round outside loop. On the next positive half cycle, diode D2 is no conducting and capacitor C2 will discharge through the load. If no load is connected across capacitor C2, both capacitors stay charged C1 to VM and C2 to 2Vm. If, as would be expected, there is a load connected to the output of the voltage doublers, the voltage across capacitor Cdrops during the positive half cycle and the capacitor is recharged up to 2VM during the negative half cycle. The output waveform across capacitor Cis that of half wave signal filtered by a capacitor filter. The peak inverse voltage across each diode is 2VM. Another doublers circuit is the full wave doublers as shown in fig. during the positive half cycle of transformer secondary voltage diode d1 conducts charging capacitor C1 to a peak voltage Vm. Diode D2 is nonconduction at this time. During the negative half cycle, diode D2 conducts charging capacitor C2 while diode D1 is nonconducting. If no load current is drawn from the circuit, the voltage across capacitors Cand C2 is 2Vm. If load current is drawn from the circuit, the voltage across capacitors C1 and C2 is the same as that across a capacitor fed by a full wave rectifier circuit. One difference is that the effective capacitance is that of C1 and C2 in series, which is less than the capacitance of either Cor C2 alone. The lower capacitor value will provide poorer filtering action than the single capacitor filter circuit. The peak inverse voltage across each diode is 2Vm as it is for the filter capacitor circuit. During the negative half cycle, diode D2 conducts charging capacitor C2 while diode D1 is nonconducting. If no load current is drawn from the circuit, the voltage across capacitors C1 and Cis 2Vm. If load current is drawn from the circuit, the voltage across capacitor C1 and C2 is the same as that across a capacitor fed by a full wave rectifier circuit. One difference is that the effective capacitance is that of C1 or C2 alone. The lower capacitor value will provide poorer filtering action than the single capacitor filter circuit. The peak inverse voltage across each diode is 2Vm as it is for the filter capacitor circuit. In summary, the half wave or full wave voltage doublers circuits provide twice the peak voltage of the transformer secondary while requiring no center tapped transformer and only 2VmPIV rating for the diodes.


Related Discussions:- Voltage doubler

Calculate the current flow using thevenin''s theorem, Calculate the curren...

Calculate the current flow in 30Ω resistor for the circuit in figure using Thevenin's Theorem.

Solid-state control of synchronous motors, Solid-State Control of Synchrono...

Solid-State Control of Synchronous Motors  The speed of a synchronous motor can be controlled by changing its supply frequency. With variable-frequency control, two modes of op

Discuss merits and demerits of macro over procedures, Discuss merits and de...

Discuss merits and demerits of Macro over procedures.  The MACRO directive informs assembler the starting of a macro which is used with ENDM directive to enclose a macro. The

Find the truth table and the type of gate, Q. The DeMorgan's theorems sugge...

Q. The DeMorgan's theorems suggest that the basic logic operations can be realized by use of inverters and NAND gates only. For the circuits shown in Figure,  find the truth table,

Dc chopper - power supplies , DC chopper This is  one stage  conversio...

DC chopper This is  one stage  conversion  device  which is used for direct conversion of fixed  de voltage at a level to an adjustable dc voltage  at another  level.

DLD, DESIGN SR LATCH WITH UNIVARSAL LOGIC GATES.DRAW AND EXPLAIN THE LOGIC ...

DESIGN SR LATCH WITH UNIVARSAL LOGIC GATES.DRAW AND EXPLAIN THE LOGIC DIAGRAMS

Show block diagram of a 4-bit parallel-input shift register, Q. Show a bloc...

Q. Show a block diagram of a 4-bit, parallel-input shift-right register and brie?y explain its operation.

Build an intersection traffic light using the led, Build an intersection tr...

Build an intersection traffic light using the LED's as in the diagram below Day Use the LED's on the trainer (port 11) Main Street and Side Street alternate. Mai

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd