System diagram of complex programmable logic device, Electrical Engineering

Assignment Help:

The system diagram for the proposed unit is shown below.

448_System diagram of Complex programmable logic device.png


The system operates on the principle of Time to Rate Conversion. Signals from the heart beat sensor are amplified and level shifted by the Signal Conditioning unit to produce a digital waveform characterised by a fixed pulse width (10 ms) and a period (T1) that varies in inverse proportion to the heart rate. That is to say as the heart rate increases the period decreases and vice versa.

The Digital Pre-processing unit samples T1 on this waveform to produce a 12 bit count that again is inversely proportional to the heart rate.

The Analogue Signal Processing unit converts this 12 bit count to a waveform with a variable pulse width (T2) which is now directly proportional to the heart rate.This is typically accomplished by feeding the count to a digital to analogue converter, using the converter output to charge an op amp configured as an integrator and using this output to reset a monostable. Thus the larger the count the quicker the integrator will reach the reset voltage and the shorter will be the monostable pulse.

The Digital Post-processing unit samples T2 on this waveform and converts to a 3 digit number that directly represents the heart rate in beats per minute suitable for output on seven segment displays.


Related Discussions:- System diagram of complex programmable logic device

What is difference between 16 bit & 32 bit version of c/c++, What is the ma...

What is the main difference between 16 bit and 32 bit versions of C/C++ while using in line assembler. The 32-bit applications are written by using Microsoft Visual C/C++ for t

Service standards and agricultural users, Service standards: The forum...

Service standards: The forum of regulators (constituted through the central government for consistency in regulation in the area of distribution) will decide the basic framewo

Magnitude comparator, circuit diagram of 2 bit magnitude comparator

circuit diagram of 2 bit magnitude comparator

Pn junction, the depletion layer in the pn junction is caused by

the depletion layer in the pn junction is caused by

Electronics, what is the difference between half &full wave rectifier

what is the difference between half &full wave rectifier

Find the average power absorbed by each element, Q. Let v(t) = V max cos ω...

Q. Let v(t) = V max cos ωt be applied to (a) a pure resistor, (b) a pure capacitor (with zero initial capacitor voltage, and (c) a pure inductor (with zero initial inductor curren

Electromagnetic fields and waves, QUESTION: Electromagnetic Fields and Wave...

QUESTION: Electromagnetic Fields and Waves (a) Illustrate with help of diagrams the Cartesian, Cylindrical and Spherical coordinate systems. (b) Lay down the assumptions fo

Digital versions of band-pass filter, A case study is required for developm...

A case study is required for development of different digital versions of band-pass filter corresponding to its analogue prototype described by the following normalised transfer fu

Calculate the voltage rating and magnetizing current, 1. For the flyback co...

1. For the flyback converter operating in the discontinuous "current" (flux) mode, derive an expression for the time at which the magnetizing current returns to zero. 2. A forwa

How a transistor in common-base configuration amplify signal, Q. With a cir...

Q. With a circuit diagram explain how a transistor in common-base configuration amplify signals.  The common-base terminology is derived from the fact that the base is common t

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd