Show the bus and memory transfers, Computer Engineering

Assignment Help:

Q. Show the Bus and Memory Transfers?

A digital computer has many registers and rather than connecting wires amid all registers to transfer information between them a common bus is employed. Bus is a path(consists of a group of wires) one for each bit of a register, over that information is transferred from any of different sources to any of different destinations. 

From a register to Bus:  BUS ← R.

The transfer from bus to register can be stated symbolically as:

R1 ← BUS,

Content of the selected register is placed on BUS and content of bus is loaded in register R1 by triggering its load control input.


Related Discussions:- Show the bus and memory transfers

For what purpose Karnaugh map is used, Karnaugh map is used for the purpose...

Karnaugh map is used for the purpose of ? Ans. Karnaugh map is used for, to minimize the terms in a Boolean expression.

Effective collaborative computing, Explain how the Web enables effective co...

Explain how the Web enables effective collaborative computing. Discuss the similarities and differences among WebEx, Microsoft NetMeeting and Novell Groupwise software (in less tha

How can a parent and child process communicate, How can a parent and child ...

How can a parent and child process communicate? A parent and child can communicate by any of the normal inter-process communication schemes (pipes, sockets, message queues, sha

Explain the major consideration of laptop computers, Explain the major cons...

Explain the major consideration of laptop One of the major considerations when buying a laptop is battery life. This can rely on a number of things though one major factor is p

Explain difference between scanning and parsing, Explain difference between...

Explain difference between Scanning and parsing. Scanning and parsing: Scanning process is the process of recognizing the lexical components in a source string whereas parsin

Instruction set architecture - computer architecture, Instruction Set Archi...

Instruction Set Architecture:                             Instruction set architecture cycle-it is smallest unit of time in a processor. superscalar processor

What do you mean by numbering and addressing, What do you mean by numbering...

What do you mean by numbering and addressing? Numbering and Addressing: In data networks and telephone, the end equipments are more frequently single units than multiple dev

Processor-memory interconnection network (pmin), Processor-Memory Interconn...

Processor-Memory Interconnection Network (PMIN) This is a switch that joined various processors to different memory modules. Connecting every processor to each memory module in

State the tips of timescale directive, State the Tips of timescale directiv...

State the Tips of timescale directive Include a `timescale directive at the top of each module, even if there are no delays i n the module, since some simulators may require th

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd