Set up the minunit test framework - mortgage code, Computer Engineering

Assignment Help:

Set up the minunit test framework examples in your environment (i.e. build or compile the code). Once you can run the example, use the minunit test framework to create and run a boundary or equivalence partition test cases on the Mortgage example from class.

The code snippet from the class is on the scratch drive. Note that you may have to add some headers and other information to the basic snippet in order for it to compile properly.

The Mortgage code snippet should be a separate module (file) that needs to be compiled only once and then linked with your test case framework and test cases mainline.

Submit to perforce, the source code your created (mortgage module, test case mainline,...), a tar or zip of a working framework, the test mainline executable and a short test plan results document showing the cases you tested, and the results of the testing. The test cases could be the ones that you created for the in class assignment or similar ones for equivalence partitioning. Don't go overboard with test cases, but you should have at least four cases.

Note that you do NOT have to fix the mortgage code beyond what is needed to make it compile and run with your test framework.

You may setup and do this assignment under Linux, ARM Linux, or Windows.

Below is the Mortgage code fragment if you wish to cut and paste it into your modules.

int Mortgage (Boolean male, int age, int salary)

{

  if (male) {

    return ((18<=age<35)?(75*salary):(31<=age<40)?(55*salary):(30*salary));

  } else {        /* female */

    return ((18<=age<30)?(75*salary):(31<=age<40)?(50*salary):(35*salary));

  }

}


Related Discussions:- Set up the minunit test framework - mortgage code

Explain that datagram cannot be larger than mtu of a network, "A datagram c...

"A datagram cannot be larger than the MTU of a network over which it is sent." Is the statement true or false? Explain with the help of a suitable example. All hardware technol

What is the kernel, What is the kernel?          A more common definiti...

What is the kernel?          A more common definition is that the OS is the one program running at all times on the computer ,usually  known as the kernel, with all else being

Explain LRU page replacement algorithm, Explain LRU Page replacement algori...

Explain LRU Page replacement algorithm. LRU policy: It expands to least recently use. This policy proposes that we remove a page that last usage is farthest from present time

What start bit and stop bit, What start bit and stop bit The first bit ...

What start bit and stop bit The first bit known as the Start bit is always a zero and it is used to show the beginning of the character The last bit is known as the stop bit

Remote-load latency problem, Remote-load Latency Problem:  When one process...

Remote-load Latency Problem:  When one processor requires some remote loading of data by other nodes, then the processor need to wait for these two remote load operations. The long

Why is green screen more popular for compositing, Question: (a) Explain...

Question: (a) Explain clearly, from pre-production to post production how you would carry out the scene with multi-camera. (b) What are the there main aspects that should be

Which two properties are on every validation control, Which two properties ...

Which two properties are on every validation control?  Two properties are:- a) Control to validate b) Error Message.

What is the difference between a latch and a flip-flop, What is a flip-flop...

What is a flip-flop? What is the difference between a latch and a flip-flop? List out the application of flip-flop. Ans. Flip-Flop: It is a fundamental memory element utilize

Describe critical directive in fortan, Q. Describe Critical Directive in FO...

Q. Describe Critical Directive in FORTAN? The critical directive permits one thread executes associated structured block. When one or more threads attain critical directive the

How do we synthesize verilog into gates with synopsys, How do we synthesize...

How do we synthesize Verilog into gates with Synopsys?  The answer can, of course, occupy various lifetimes to completely answer.. BUT.. a straight-forward Verilog module can b

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd