Rics/cisc architecture-microprocessor, Assembly Language

Assignment Help:

RICS/CISC Architecture

An essential aspect of computer architecture is the design of the instruction set for the processor.  The instruction set selected for a specific computer determine the way that machine language programs are constructed. Early computers had simple and small instruction sets, forced basically by the have to minimize the hardware used to implement them. With the advent of integrated circuits as digital hardware became cheaper and computer instructions tend to increase both in complexity and number.  Many computers contain instruction sets that include more than hundred and sometimes even more than 200 instructions.  These computers also employ a variety of data types and a large number of addressing modes.  The trend for computer  hardware  complexity  was influenced  by several factors, such as upgrading  existing models to provide  more  customer  applications,  adding  instructions  that  facilitate  the translation  from  high-level language  into  machine  language  programs  and  striving  to develop  machines  that move  functions  from implementation  of software into hardware .  A computer with number of instructions is classified as a Complex Instruction Set Computer and abbreviated CISC.

In the early 1980s, a number of computer designers recommended that computers use fewer instructions with easy constructs so they may be executed much faster within the CPU without having to use memory as frequently. This type of computer is classified as a Reduced Instruction Set Computer or RISC.

 


Related Discussions:- Rics/cisc architecture-microprocessor

Div-idiv-arithmetic instruction-microprocessor, DIV: Unsigned Division:- T...

DIV: Unsigned Division:- This instruction performs unsigned division operation. It divides an unsigned word or double word by a 16-bit or 8-bit operand. The dividend might be in t

Read architecture:look aside cache-microprocessor, Read Architecture : Look...

Read Architecture : Look Aside Cache In "look aside" cache architecture the main memory is located conflictingthe system interface. Both the cache main memory sees a bus cycle

Opcode-microprocessor, Opcode : The opcode generally appear in the firs...

Opcode : The opcode generally appear in the first byte.but in a few instructions, a register objective is in the first byte and few other instructions may have their 3-bits of

Segmentation, segmentation and overlapping in assemble language

segmentation and overlapping in assemble language

Dec-micro processor, DEC : A powerful new Alpha 64 bit RISC computer ch...

DEC : A powerful new Alpha 64 bit RISC computer chip was introduced in the year 1977, as new VAX (Virtual Address Extension) Computer. The VAX was 32 bit computer line based on

A/D conversions, A/D conversion: Basic tasks: (a) Write a program that wil...

A/D conversion: Basic tasks: (a) Write a program that will read and display the analog voltage on pin PE7 approximately once every second. (b) Write a program that will read and d

Prime finder - assembly program, Prime Finder - assembly program: Pro...

Prime Finder - assembly program: Problem:  Prime Finder   In this problem you will write a small program that tests whether a given integer is a prime number or not.  Let's

Space don''t come in ASCII characters while printing?, .MODEL SMALL .STACK...

.MODEL SMALL .STACK 100H .DATA PROMPT DB \''The 256 ASCII Characters are : $\'' .CODE MAIN PROC MOV AX, @DATA ; initialize DS MOV DS, AX

Assembly language assignment, The main objective of the assignment is to ex...

The main objective of the assignment is to explore the knowledge regarding parallel ports of a computer system. You can read and write datato/from the parallel port using IN and OU

Cache components-microprocessor, Cache components The cache sub-system ...

Cache components The cache sub-system may be divided into 3 functional blocks: Tag RAM, SRAM and theCache Controller. In real designs, these blocks can be implemented  by multi

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd