Positive logic nand gate is equivalent to negative logic nor, Computer Engineering

Assignment Help:

Show that a positive logic NAND gate is equivalent to negative logic NOR gate.

Ans:

Positive logic denotes True or 1 with a high voltage and False or 0 with a low voltage.
Negative logic denotes True or 1 with a low voltage and False or 0 with a high voltage.

The difficulty is equivalent to proving the DeMorgan's rule of complementation that is

(x . y)' = x' + y'

Assume find now truth table for positive NAND and negative NOR.

1301_positive logic NAND gate is equivalent to negative logic NOR gate 1.png

Noticeably, positive NAND gate is equivalent to negative NOR gate.

1235_positive logic NAND gate is equivalent to negative logic NOR gate 2.png

Related Discussions:- Positive logic nand gate is equivalent to negative logic nor

How debugger works internally, Whenever we compile with -g option, it will ...

Whenever we compile with -g option, it will make a symbol table, and according that table for every function and line it will call ptrace.

Compare electromechanical and electronic switching system, Compare electrom...

Compare electromechanical switching system with electronic switching system. Comparison of electromechanical switching system with electronic switching systemgiven below:

Declare abstract processor arrays, Think about call of two intrinsic functi...

Think about call of two intrinsic functions discussed above for a 32-Processor (4×8) Multicomputer: The function call NUMBER_OF_PROCESORS () will return 32.

Operator, write algorithm and draw flowchart for exchange the values of two...

write algorithm and draw flowchart for exchange the values of two variables.

Types of bus - computer architecture, Types of Bus: Synchronous Bus ...

Types of Bus: Synchronous Bus All devices gain timing information from a common clock line. Each of these intervals constitutes a bus cycle at the time duration w

Adder substractor, how can we bimpliment half substractor using nand gate

how can we bimpliment half substractor using nand gate

What is response ratio, What is response ratio? HRRN that is Highest Re...

What is response ratio? HRRN that is Highest Response Ratio Next scheduling is a non-preemptive discipline, as same to Shortest Job First (SJF) wherein the priority of all jobs

Two independent mechanisms for controlling interrupt request, What are the ...

What are the two independent mechanisms for controlling interrupt request? At the device end, an interrupt enable bit in a control register verifies whether the device is permi

Using bit wise operator implement nor and nand gate, Q. Write a program t...

Q. Write a program to implement NOR, NAND, XOR and XNOR gates using and without using bit wise operator. Also perform necessary checking. The user has option to give n numbe

Give the example of first come first served scheduling, Consider the foll...

Consider the following set of jobs with their arrival times, execution time (in minutes), and deadlines. Job Ids Ar r ival Time E

Write Your Message!

Name

Email id

Message

Verfication Code

User Account

All Pages