Permanently resident pages - main memory, Computer Engineering

Assignment Help:

Permanently resident pages:

Every virtual memory systems have memory areas that are "pinned down", for example cannot be swapped out to secondary storage, for instance:

  • Interrupt mechanisms usually rely on an array of pointers to the handlers for different types of interrupt (I/O completion, program error, timer event, page fault, etc.). If the pages containing these pointers or the code that they invoke were page able, interrupt-handling would become even more complicated and time-consuming; and it would be especially hard in the case of page fault interrupts.
  • The page tables are typically not page able.
  • Data buffers that are accessed outside of the CPU, for instance by peripheral devices that use direct memory access (DMA) or by I/O channels. Typically such devices and the buses (connection paths) to which they are connected use physical memory addresses rather than virtual memory addresses. Even on buses  with  an  IOMMU,  that  is  a  special  memory  management  unit  that  may  translate  virtual addresses used on an I/O bus to physical addresses that transfer can't be stopped if a page fault take place and then restarted when the page fault has been processed. So pages that contain locations to which or from which a peripheral device is transferring data are either enduringly pinned down or pinned down whilst the transfer is in progress.
  • Timing-dependent kernel/application cannot stand the varying response time caused by paging.

1356_Permanently resident pages.png


Related Discussions:- Permanently resident pages - main memory

Ai6301 - building blocks and techniques used in ai, The princess (or princ...

The princess (or prince if you're female) has been captured by the Evil Dragon and held prisoner in a tower. The tower is also surrounded by a maze to keep out the riff-raff. You

What is verilog, What is Verilog Verilog  language  is  still  rooted  ...

What is Verilog Verilog  language  is  still  rooted  in  it's  native  interpretative  mode.  Compilation  is  a means of speeding up simulation however has not changed the or

What are priority queues, What are priority Queues? There are many queu...

What are priority Queues? There are many queues in which we can insert items or delete items from any of the position based on some property. Now, those queues based on the pro

Bank prevent an infinite loop, a) Write a program that figures out how long...

a) Write a program that figures out how long it will take to pay off a credit card by making payments of $10 every month. Take care to avoid infinite loops. (How would a bank preve

VLSI implementation of control unit, Q. VLSI Implementation of Control Unit...

Q. VLSI Implementation of Control Unit? A main potential advantage of RISC is VLSI implementation of microprocessor. VLSI Technology has decreased the delays of transfer of inf

Why a function should have at least one input, Why a function should have a...

Why a function should have at least one input? There is no strong reason for this in verilog. I think this restriction isn't removed fin SystemVerilog. Some requirements where

Define the difference between union and structure, Define the difference be...

Define the difference between union and structure The main difference between union and structure is the storage allocation. In Union , for each variable the compiler allocates

What are kinds of processors, Processors can broadly be seperated into the ...

Processors can broadly be seperated into the categories of: CISC, RISC, hybrid, and special purpose.

Define mfc, Define MFC. To accommodate the variability in response time...

Define MFC. To accommodate the variability in response time, the processor waits unless it receives an indication that the requested read operation has been done. The control s

Explain about programmer visible registers, Q. Explain about Programmer Vis...

Q. Explain about Programmer Visible Registers? Programmer Visible Registers: These registers can be employed by machine or assembly language programmers to minimize reference

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd