Permanently resident pages - main memory, Computer Engineering

Assignment Help:

Permanently resident pages:

Every virtual memory systems have memory areas that are "pinned down", for example cannot be swapped out to secondary storage, for instance:

  • Interrupt mechanisms usually rely on an array of pointers to the handlers for different types of interrupt (I/O completion, program error, timer event, page fault, etc.). If the pages containing these pointers or the code that they invoke were page able, interrupt-handling would become even more complicated and time-consuming; and it would be especially hard in the case of page fault interrupts.
  • The page tables are typically not page able.
  • Data buffers that are accessed outside of the CPU, for instance by peripheral devices that use direct memory access (DMA) or by I/O channels. Typically such devices and the buses (connection paths) to which they are connected use physical memory addresses rather than virtual memory addresses. Even on buses  with  an  IOMMU,  that  is  a  special  memory  management  unit  that  may  translate  virtual addresses used on an I/O bus to physical addresses that transfer can't be stopped if a page fault take place and then restarted when the page fault has been processed. So pages that contain locations to which or from which a peripheral device is transferring data are either enduringly pinned down or pinned down whilst the transfer is in progress.
  • Timing-dependent kernel/application cannot stand the varying response time caused by paging.

1356_Permanently resident pages.png


Related Discussions:- Permanently resident pages - main memory

Define about anchor tag, Q. Define about Anchor Tag? Anchor tag is used...

Q. Define about Anchor Tag? Anchor tag is used to create links between various objects such as HTML pages, web sites, files etc. It is introduced by characters and termi

Direct or random access of elements, Direct or random access of elements is...

Direct or random access of elements is not possible in:- In Linked list direct or random access of elements is not possible

Write the truth table for a clocked J-K flip-flop, Write the truth table fo...

Write the truth table for a clocked J-K flip-flop that is triggered by the positive-going edge of the clock signal. Ans. Logic diagram of JK flip flop Truth T

Describe the contents of a process control block, Describe the contents of ...

Describe the contents of a Process Control Block (PCB). Process Control Block (PCB): All processes are represented in the operating system by a task control block or a proces

Fuzzy logic - artificial intelligence, Fuzzy Logic - artificial intelligenc...

Fuzzy Logic - artificial intelligence: In the above logic, we have been concerned with truth whether propositions and sentences are true. But, with some natural language statem

Functions employed for messaging passing, Q. Functions employed for messagi...

Q. Functions employed for messaging passing? The functions employed for messaging passing are: int MPI_Send(void *msgaddr, int count, MPI_Datatype datatype, int dest, int ta

Find 9''s complement for decimal number, Q. Find 9's complement for decimal...

Q. Find 9's complement for decimal number? The 9's complement is achieved by subtracting every digit of number from 9 (the highest digit value). Let's assume that we want to si

Explain in brief about the insert operation, INSERT OPERATION The inser...

INSERT OPERATION The insert operation inserts a new value into a set of bits. This is done by first masking bits and then O ring them with required value. For illustration, sup

Masters and slaves, The devices on the I2C bus are either masters or slaves...

The devices on the I2C bus are either masters or slaves. The master is the device that is responsible for driving the SCL clock line, while the slaves are the devices that respond

Illustarte basic flip-flops, Q. Illustarte Basic Flip-flops? Let's firs...

Q. Illustarte Basic Flip-flops? Let's first see a ordinary latch. A latch or flip-flop can be created employing two NOR or NAND gates. Figure (a) presents logic diagram for S-R

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd