Multiple assign statements targeting the same wire, Computer Engineering

Assignment Help:

What logic is inferred when there are multiple assign statements targeting the same wire?

It's illegal to specify multiple assign statements to the same wire in a synthesizable code that will become  an  output  port  of  module.  Synthesis  tools  give  a  syntax  error  that  a  net  is  being driven by more than one source.

Illegal Code

Wire temp;

Assign temp = in1 & in2;

Assign temp = in3 & in4;

However, it is legal to drive a three-state wire by multiple assign statements.

Legal code

Wire temp;

Assign temp = enable1? (In1 & in2): 1'bz;

Assign temp = enable2? (In3 & in4): 1'bz

 


Related Discussions:- Multiple assign statements targeting the same wire

Dynamic screen sequence, Dynamic screen sequence  for a  screen can be set ...

Dynamic screen sequence  for a  screen can be set using which commands? It uses two commands:- A) Set Screen B) Call screen.

Interfacing subroutines with parameter passing, Interfacing Subroutines wit...

Interfacing Subroutines with Parameter Passing Let's now write a C program which calls the assembly program for parameter passing. Let's extend the previous two programs such t

Write the game using writing functions, The year is 2199. For many generati...

The year is 2199. For many generations, the robotic Cyleth have faithfully served humanity. However, under the direction of the computerized superintelligence Skyweb, they have tur

Development of information system, Development of information system must b...

Development of information system must be considered as capital investment: The developer of an information system must think about different solutions of a particular problem and

Unencoded micro-instructions, Unencoded micro-instructions One bit ...

Unencoded micro-instructions One bit is required for each control signal; so number of bits needed in a micro-instruction is high. It represents a detailed hardware vi

State the term- use a define function, State the term- Use a define functio...

State the term- Use a define function This is almost exactly the same approach as #define and -D compiler arg that C programs use. In your  Verilog  code,  use  a  'define  to

Describe arp message format in brief, Describe ARP message format in brief....

Describe ARP message format in brief.                             0                                        8                                      16

Performance of pipelines with stalls, Performance of Pipelines with Stalls:...

Performance of Pipelines with Stalls: A stall is reason of the pipeline performance to degrade the ideal performance.                                             Average in

Graphics, what is bitmap and pixmap

what is bitmap and pixmap

Data type, Define data type and abstract data type comment upon the signifi...

Define data type and abstract data type comment upon the significant of both

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd