Methods for organising the associative memory, Computer Engineering

Assignment Help:

There are two methods for organising the associative memory based on bit slices:

Bit parallel organisation:In this organisation every bit slices which are not masked off, participate in the comparison process, i.e., every words are used in parallel.

Bit Serial Organisation: In this organisation, only single bit slice participate in the operation across all the words. The bit slice is selected through a control unit and extra logic. This organisation is slower in speed but needs lesser hardware as compared to bit parallel which is much faster.

Related Discussions:- Methods for organising the associative memory

What do you mean by synchronization principles, In multiprocessing several ...

In multiprocessing several processors require to communicate with one another. So synchronisation is needed between them. The correctness and performance of parallel execution reli

Data Warehousing Job Scheduling, 1) Define a job scheduling strategy that w...

1) Define a job scheduling strategy that will meet business requirement of reporting availability by 6am CST for the following cubes? Show the job scheduling dependencies in a pict

Show basic types of transmission technologies, Q. What are the basic types ...

Q. What are the basic types of Transmission technologies, basis on which computer networks will be categorized? Ans: Broadly there are two kinds of transmission technology:

Calculate number of trunks for time multiplexed space switch, Calculate the...

Calculate the number of trunks that can be supported on a time multiplexed space switch given that, 32 channels are multiplexed in each stream, while the control memory access time

What are batch systems, What are batch systems? Batch systems are quit...

What are batch systems? Batch systems are quite appropriate for implementing large jobs that need little interaction. The user can submit jobs and return later for the results

Show the fundamental process of instruction execution, Q. Show the fundamen...

Q. Show the fundamental process of instruction execution? The fundamental process of instruction execution is: 1. Instruction is fetched from memory to CPU registers (calle

Describe target processor arrangements, Q. Describe target processor arrang...

Q. Describe target processor arrangements? Having seen how to describe one or more target processor arrangements we need to initiate mechanisms for distributing data arrays ove

Example of blocking probability for the three stage network, A three stage ...

A three stage network is realized by using switching matrices of size p x s in stage 1, r x r matrices in stage 2 and s x p matrices in stage 3. Using the Lee's probability graph s

Integrated test result, COGNITIONS Mr. X exhibits a generally high-quali...

COGNITIONS Mr. X exhibits a generally high-quality level of cognitive and intellectual functioning, as evidenced by his performance on the MMSE-2 and WAIS-IV. His one weakness w

Determine the simulation factor- weather, Determine the simulation factor- ...

Determine the simulation factor- Weather Illustration of simulation is predicting weather (i.e. a weather forecaster). In this case we will consider what/how data is collected,

Write Your Message!

Name

Email id

Message

Verfication Code

User Account

All Pages