Interrupt and scanning method of keypad operation, Computer Engineering

Assignment Help:

INTERRUPT METHOD - USING PORTB CHANGE INTERRUPT

By using 4 by 4 matrix keypad connected to PORTA and PORTB. The rows are connected to PORTA-Low (RA1-RA4) and the columns are connected to PORTB-High (RB4-RB7),

which is the PORTB-Change interrupt. The matrix keypad connection operation is explained in the following stages:

1 When the preceding key is released, Zero's will be the output to all rows at once and columns would be read and checked often until the column becomes high. If high, the program waits for a short period of time and then it returns next stage, i.e. waiting for a key to be pressed.
2 To ensure that a key is pressed, the columns are connected to the PORTB-Change interrupt. Hence, if a key pressed, this will cause an interrupt and microcontroller to execute the ISR. The main duty of the ISR is to ensure that the first key press was not erroneous as a result of noise as well as waiting for 20ms to prevent the key press from being interrupted as multiple key presses.
3 Detecting which row the key pressed belongs to, the microcontroller grounds one row at a time and then read the column each time. If all columns are detected HIGH, then the key press cannot belong to that row: hence it grounds the next row and continues until it finds the row the key press belongs.
4 To recognize the key press, the microcontroller rotates the column bits, i.e. a bit at a time, into the carrying flag and check to see if it is set LOW.

SCANNING METHOD

This is done by switching only one ROW at a time to be low. For example, If I set ROW1 low we can then read just the top row of buttons, button 1 will take COL1 low, button2 will take COL2 low, and the same for buttons '3' and 'F' in COL 3 and COL 4.

Hence, the other 12 lower buttons would not have any effect because their respective ROW lines are still high. So to read the other keys we need to take their respective ROW lines low, i.e. taking ROW2 low will allow us to read the second row of buttons (4, 5, 6, and E) again as the other three ROW lines are now high, the other 12 buttons have no effect.

We can then repeat this for the last two Row's using ROW3 and ROW4, so we read four buttons at a time, taking a total of four readings to read the entire keypad. This is a common technique for reading keyboards, and is known as 'Keyboard Scanning'.

However, one obvious problem that may occur is that "What will happens if more than one key is pressed at a time?", there are a number of ways to deal with this, although I might not include this stage in my code, but if time permit me I will try to do so. The methods are as follows:
1) To check for multiple key presses and ignore them,
2) To accept the first key, then find which is pressed. This way is simpler.
Various commercial products deal with this situation in similar ways, some reject multiple key presses, and some just accept the first one.

Firstly, check to see if any of the 12 keys are pressed (by making all the ROW lines low) and waiting until no keys are pressed; this will avoid problems with key presses repeating.

If no keys are pressed or detected, it jumps to the routine Keys which repeatedly scans the keyboard until a key is pressed, and the call for a delay.

Once a key has been pressed the result is returned in the variable e.g. 'key', and then logically AND with 0x0F to be entirely sure it's between 0 and 15. Then the next this value is passed to a look-up table or Key mapped matrix i.e. [COL] [ROW] which translates the key to its required value (in this case the ASCII value of the labels on the keys).

Finally, the ASCII value is stored back in the 'key' variable (just in case you might need it storing) and the routine returns with the ASCII value in the working (W) register.


Related Discussions:- Interrupt and scanning method of keypad operation

Standards for scan codes, Q. Standards for scan codes ? There are 3 sta...

Q. Standards for scan codes ? There are 3 standards for scan codes: Mode1 (83-key keyboard PC, PC-XT) and Mode2 (84-key AT keyboard) and Mode3 (101-key keyboard onwards). In Mo

Where time synchronization is necessary, Time synchronization is necessary ...

Time synchronization is necessary in? Time synchronization is essential in TDM.

Illustrate logical data processing instructions, Q. Illustrate logical Data...

Q. Illustrate logical Data Processing Instructions? AND, OR, NOT, XOR operate on binary data stored in registers. For illustration if two registers comprises data:   R1 = 10

Describe the types of flip-flops and latches, Describe the types of flip-fl...

Describe the types of flip-flops and latches. Flip-flops are of two types as illustrated below: a. Positive edge triggered b.  negative edge triggered Latches are

Intel architecture – 64, IA-64 (Intel Architecture-64) is a 64-bit processo...

IA-64 (Intel Architecture-64) is a 64-bit processor architecture created in cooperation by Hewlett-Packard and Intel applied by processors like Itanium. The objective of Itanium wa

Explain the acceptance and request determination, Explain the Acceptance an...

Explain the Acceptance and Request Determination As we have learned, much of the overhead in client-server interaction occurs in the CSInteface, either client or server. It is

Host computer-array processing, Host Computer:  An array processor may be a...

Host Computer:  An array processor may be attached to a host computer by the control unit. The reason of the host computer is to broadcast a sequence of vector instructions by CU t

Describe briefly how firewalls prevent network, Describe briefly how firewa...

Describe briefly how firewalls prevent network. A firewall is only a program or hardware device which filters the information coming via the Internet connection within your pr

Show organisation of clos network, Q. Show Organisation of Clos network? ...

Q. Show Organisation of Clos network? Clos network: This network was designed by Clos (1953).  It's a non-blocking network and offers full connectivity similar to crossbar netw

Show the features of a typical floating-point representation, Q. Show the F...

Q. Show the Features of a typical floating-point representation? The features of a typical floating-point representation of 32 bits in above figure are: Left-most bit is

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd