Instruction set and effective addressing techniques, Computer Engineering

Assignment Help:

The term addressing mode is a technique of stating the input and output of an instruction; it is termed the effective address. There are 6 effective addresses in the 68HC11 set of instructions

Immediate data
 
Here the operand 'data 'follows the opcode 'Instruction' in memory, normally only a byte is used.
 
  addb #$1    i.e. add to b  data 1 hex 
 
Direct addressing

 Here the operand contains the lower order byte of the address, the remaining upper byte of the 16 bit address is assumed to be zero . This allows a fast read/write of memory between 0x0000 and 0x00ff.
 
  addb $ff  i.e. add to b data from address 00ff hex
 
Extended addressing

  Here the address is contained in the next two bytes after the opcode i.e. high byte first, followed by low byte. This allows a read/write of the full address space i.e. 0x0000 to 0xffff

  addb $ffff  i.e. add to b data from address ffff hex
 
Indexed Addressing

  Here the address is calculated using an index register (IX, IY) and a 8 bit unsigned immediate offset. The address is calculated by temporary adding the contents of the index register to the immediate offset and using that as the extended address. This type is addressing is often termed a pointer or page addressing 
 
  addb $ff,X   i.e. add to b data from address in X + ff hex 
 
Relative addressing

   Here the address is stored as the operand and comprises of a signed 8 bit number, the effective address comprises of the current program counter + the signed 8 bit number. This is often used in branches etc. but with the use of re-locatable assemblers, the uses of labels have made this transparent.

  bne $04    i.e. jump forward 4 spaces
  bne $84    i.e. jump back 4 spaces


Related Discussions:- Instruction set and effective addressing techniques

Register-to-register operands in RISC, Q. Register-to-register operands in ...

Q. Register-to-register operands in RISC? Register-to-register operands: In RISC machines operation which access memories are LOAD and STORE. All other operands are kept in reg

Prove using boolean algebra, Q.Prove using Boolean Algebra 1. X (X+Y) = ...

Q.Prove using Boolean Algebra 1. X (X+Y) = X 2. AB + AC + BC' = AC + BC' 3. (A+B+C) (A+B'+C') (A+B+C') (A+B'+C)=A 4. (A+B'+C) (AB+A'C) = (A+C) (A'+B) 5. XY + XZ + YZ

What is task gantt, Task Gantt   Task Gantt shows different tasks being...

Task Gantt   Task Gantt shows different tasks being performed it implies that numerous kind of activities by set of processors connected to parallel computer as displayed in Fi

How can common bus system be constructed, How can common bus system be cons...

How can common bus system be constructed A common bus system could be constructed using multiplexers. These multiplexers select source register whose binary information is then

Which is not a layer of input-output management module, Which is not a laye...

Which is not a layer of IO management module? Ans. MCS that is Management Control System, is not a layer of IO management module.

What is double data rate sdram, What is double data rate SDRAM?  Double...

What is double data rate SDRAM?  Double data rates SDRAM are those which can transfer data on both edges of the clock and their bandwidth is fundamentally doubled for long burs

Global fon, GlobalFon is an international communication company, which offe...

GlobalFon is an international communication company, which offers international prepaid calling cards. They introduced three different types of cards, (1) AsiaFon: is cheapest for

Explain 100 line exchange with two-motion line finders, Explain 100 line ex...

Explain 100 line exchange with two-motion line finders. Design: In such design, here are 24 line finders. When any of the 100 subscribers has to find access to any of the 24

State and prove demorgan's second theorem, State and prove Demorgan's secon...

State and prove Demorgan's second theorem   Proof: Demorgan's second theorem   = A‾ + B‾ The two sides of the equation here   = A‾ + B‾ is represented through the logic d

Pci bus transactions - computer architecture, PCI bus transactions: PC...

PCI bus transactions: PCI bus traffic is prepared of a series of PCI bus transactions. Each transaction is build up of an address phase that is followed by 1 or more data phas

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd