Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Q. Input offset voltage of operational amplifier?
When both inputs are tied to ground, i.e., both differential-mode and common-mode inputs are zero, the output should be zero. In practice there will be mismatches in amplifier components, and if there is a mismatch in an input stage, the effect will be amplified, leading to a significant output voltage. The input offset voltage VOS is the differential input voltage required to make the output zero, and is typically 1 mV. With some op amps, e.g., the 741, two voltage offset terminals are provided, and by connecting a potentiometer between them and taking the slider to the specified dc supply rail (or bus), as in Figure, the potentiometer can then be adjusted to zero the offset voltage.
Draw a logic diagram to implement F=ABCDE using only 3 input AND gates
Can we use ohm''s law for AC CIRCUITS?
1) Draw the state diagram for the state machine described by Table 7.5 in the text. Note, the table shows the transition to the next state S* from the current state S for the next
Q. A two-pole, three-phase synchronous generator has a balanced three-phase winding with 15 turns per phase. If the three-phase currents are given by i a = 100 cos 377t, i b =
explain basic working of voltmeter transistor
Explain the Tap Changing Transformers? This is the most popular form of voltage control at all voltage levels. It is based on changing the turns ratio of the transformer, hence
Explain signal description of 8085 a) Address bus b) Control and status signal c) Address latch enable d) S1,S0 status signals e) Read ,write signal
Q. Let m 1 (t) and m 2 (t) be two message signals, and let u 1 (t) and u 2 (t) be the corresponding modulated versions. (a) When the combined message signal m 1 (t) + m 2 (t) DS
Explain the Asynchronous Decade Counter? The binary counters earlier introduced have two to the power n states. But the counters with states less than this number are as well
Draw the block diagram of TDM-PCM system. Explain each block. Calculate the bit rate at the output of this system
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +91-977-207-8620
Phone: +91-977-207-8620
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd