Implementation of a simple arithmetic, Computer Engineering

Assignment Help:

Q. Implementation of a Simple Arithmetic?

So, by now we have concerned how logic and arithmetic micro-operations can be applied individually. If we combine these 2 circuits along with shifting logic then we may have a possible simple structure of ALU. Basically ALU is a combinational circuit whose inputs are contents of specific registers. ALU performs desired micro-operation as decided by control signals on input and places results in an output or destination register. Whole operation of ALU can be performed in a single clock pulse as it's a combinational circuit. Shift operation can be performed in a separate unit however sometimes it can be made as a part of overall ALU. The following diagram gives a simple structure of one stage of an ALU. 

2018_Implementation of a Simple Arithmetic.png

One stage of ALU with shift capability

Please note that in this diagram we have given reference to two previous figures for arithmetic and logic circuits. This phase of ALU has two data inputs; the ith bits of registers to be manipulated. But the (i - 1)th or (i+1)th bit is also fed for case of shift micro-operation of only one register. There are 4 selection lines that determine what micro-operation (arithmetic, logic or shift) on the input. The Fi is resultant bit after desired micro-operation. Let's see how value of Fi changes on the foundation of four select inputs. This is displayed in Figure below:

Please note that in Figure below arithmetic micro-operations have both S3 and S2 bits as zero. Input Ci is significant for only arithmetic micro-operations. For logic micro-operations S3, S2 values are 01. Values 10 and 11 cause shift micro-operations.

For this shift micro-operation S1 and S0 values and Ci values don't play any role. 

950_Implementation of a Simple Arithmetic1.png

Figure: Micro-operations performed by a Sample ALU


Related Discussions:- Implementation of a simple arithmetic

Discuss about fourth generation electronic computers, Fourth Generation (19...

Fourth Generation (1972-1984) The next generation of computer systems used the large scale integration (LSI -1000 devices per chip) and very large scale integration (VLSI - 100

Define abap/4 layer, Define ABAP/4 layer? The ABAP/4 layer defines the ...

Define ABAP/4 layer? The ABAP/4 layer defines the data formats used by the ABAP/4 processor.

Design a mod-5 synchronous counter using J-Kflip-flops, What are synchronou...

What are synchronous counters? Design a Mod-5 synchronous counter using J-K Flip-Flops. Ans. Synchronous Counters : It means that all flip-flops are clocked concurrently. T

Explain about integration levels, Q. Explain about Integration Levels? ...

Q. Explain about Integration Levels? Initially only few gates were integrated consistently on a chip. This initial integration was termed as small-scale integration (SSI). With

What is the demand of mobile application developers, Desktop based IT appli...

Desktop based IT application is present but the mobile is future. All the applications that were made to work only on counter top are being ported to mobile. In the coming 10 years

Find two negative polarity items - artificial intelligence, This question c...

This question can be answered either with respect to English or with respect to a language other than English. (If you you are not a native speaker of the language of your choice,

Differentiate between programming tools and authoring tools, Diffrentiate p...

Diffrentiate programming tools and authoring tools Distinction between programming tools and authoring tools is not at first obvious. Though, authoring tools require less techn

Show list files by dir command, Q. Show list files by Dir command? The ...

Q. Show list files by Dir command? The Dir command can also be used to list files from the exacting directory. For example, the list of files present in the WORD directory in d

By which each connected device is assigned a time slot, Using             ...

Using                    each connected device is assigned a time slot whether or not the device has anything to send. (A) WDM                                        (B)  FDM

Design issues, Design issues:  To complete the maximum processor utilizatio...

Design issues:  To complete the maximum processor utilization in a multithreaded architecture, the following design issues have to be addressed: Context Switching time: S

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd