Illustrate the cache memory operation, Computer Engineering

Assignment Help:

Q. Illustrate the Cache Memory Operation?

It comprises a copy of a part of main memory contents. When a program is running and CPU tries to read a word of memory (instruction or data) a check is made to decide if word is in cache. If so that word is delivered to CPU from cache. If not then a block of main memory comprising some fixed number of words including requested word is read in the cache and then requested word is delivered to CPU. Due to the feature of locality of reference when a block of memory word is fetched in cache to satisfy a single memory reference it is expected that there will soon be references to other words in that block. Which is the next time CPU attempts to read a word it's very probable that it finds it in cache and saves time required to read word from main memory.

Various computer systems are designed to have two separate cache memories known as data cache and instruction cache. Instruction cache is used for storing program instruction and data cache is used for storing data. This allows faster identification of availability of accessed word in cache memory as well as it helps in further improving processor speed.  Several computer systems are also designed to have multiple levels of caches (like level one and level two caches generally referred to as L1 and L2 caches). L1 cache is smaller than L2 cache and is used to store more often accessed data/instruction as compared to those in L2 cache.

409_Illustrate the Cache Memory Operation.png


Related Discussions:- Illustrate the cache memory operation

Interrupt and scanning method of keypad operation, INTERRUPT METHOD - USING...

INTERRUPT METHOD - USING PORTB CHANGE INTERRUPT By using 4 by 4 matrix keypad connected to PORTA and PORTB. The rows are connected to PORTA-Low (RA1-RA4) and the columns are co

Marked statement is implemented , Consider the ReadRear Java method (a)...

Consider the ReadRear Java method (a) Illustrate pictures that explain the data structure every time a checkpoint is reached for the problems of sizes one, two, three and four s

Define the uniform memory access model (uma), Normal 0 false ...

Normal 0 false false false EN-US X-NONE X-NONE

Assembly directives and pseudo-ops, Assembly directives and pseudo-ops: ...

Assembly directives and pseudo-ops: Assembly directives are which instructions that executed by the assembler at assembly time, not by the CPU at run time. They can build the

Which approaches not require knowledge of the system state, Which approache...

Which approaches do not require knowledge of the system state? Ans. Deadlock detection, deadlock prevention and deadlock avoidance; none of the given require knowledge of the s

What is binary, Binary is an alternative number system which works very goo...

Binary is an alternative number system which works very good for computers. Humans have ten fingers; that's probably why we use ten digits (0, 1, 2, 3, 4, 5, 6, 7, 8, and 9) in our

Java Applet, Simple codes for robot using applet

Simple codes for robot using applet

Basic idea - learning decision trees, Basic idea: However in the above...

Basic idea: However in the above decision of tree which it is significant that there the "parents visiting" node came on the top of the tree. Whether we don't know exactly the

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd