Illustrate simple ALU organisation, Computer Engineering

Assignment Help:

Q. Illustrate Simple ALU Organisation?

An ALU comprises circuits which perform data processing micro-operations. Though how are these ALU circuits used in conjunction of other registers and CU? The simplest organisation in this respect for fixed point ALU was proposed by John von Neumann in his IAS computer design.

2140_Illustrate Simple ALU Organisation.png

Figure: Structure of a Fixed point Arithmetic logic unit

The above structure has 3 registers AC, MQ and DR for data storage. Let's presume that they are equal to one word each. Please consider that Parallel adders and other logic circuits (these are the arithmetic, logic circuits) have two inputs and just one output in this figure. It suggests that any ALU operation at most can have two input values and will produce single output along with other status bits. In the current case the two inputs are AC and DR registers whereas output is AC register. AC and MQ registers are usually used as a single AC.MQ register. This register is capable of right or left shift operations. A number of the micro-operations which can be defined on this ALU are:

Addition            :  AC ← AC + DR

Subtraction        :  AC ← AC - DR 

AND                 :  AC ← AC ^ DR

OR                  :  AC ← AC   DR

Exclusive OR    :  AC ← AC (+) DR

NOT                 :  AC ← AC

In this ALU organisation division and multiplication were implemented employing shift-add/subtract operations. MQ (Multiplier-Quotient register) is a special register used for implementation of division andmultiplication. We aren't providing details of how this register can be used for implementing division and multiplication algorithms. For more details on these algorithms please refer to further readings. An example of this type of algorithm is Booth's algorithm and you should refer to it in further readings.  

For division or multiplication operations DR register stores the divisor or multiplicand respectively. The result of division or multiplication on applying certain algorithm can finally be attained in AC.MQ register combination. These operations can be signified as:

Multiplication   :  AC.MQ ← DR × MQ

Division           :  AC.MQ ← MQ ÷ DR

DR is another significant register which is used for storing second operand. Actually it acts as a buffer register that stores the data brought from memory for an instruction. In machines where we have general purpose registers any of the registers can be utilized like AC, MQ and DR.


Related Discussions:- Illustrate simple ALU organisation

Basic logic gates, Basic logic gates Introduce the basic logic gates i...

Basic logic gates Introduce the basic logic gates in terms of a) their function, b) their circuit symbol, c) their truth table and d) their equivalent in Boolean a

What is the linkage section used for, The linkage section is used to pass d...

The linkage section is used to pass data from one program to one more program or to pass data from a PROC to a program.

How many types of stages include in process of data mining, How many types ...

How many types of stages include in process of data mining? The process of data mining comprised three stages as given below: a) The initial exploration b) Model buildin

Responsibilities of objects, The Transaction object is responsible for read...

The Transaction object is responsible for reading the transaction file, finding the relevant account in the array of customers and applying the transaction. To find the relevant ac

How can we resize layout cells, Q. How can we Resize Layout Cells? To p...

Q. How can we Resize Layout Cells? To precisely design a page, you can set size of cells you add in a document. You can reposition cells in the page as well. 1.      Click o

Queue, write a program insert and remove value in queue.

write a program insert and remove value in queue.

Operation of micro-programmed control unit, Micro-instructions are stored i...

Micro-instructions are stored in control memory. Address register for control memory comprises the address of subsequent instruction which is to be read. Control memory Buffer Regi

Minimum degree of t=1 for a b-tree, Why don't we permit a minimum degree of...

Why don't we permit a minimum degree of t=1 for a B-tree? According to the definition of B-Tree, a B-Tree of order n means that every node in the tree has a maximum of n-1 keys

What will occur when contents of register are shifter left, What will occur...

What will occur when contents of register are shifter left, right? This is well known that into left shift all bits will be shifted left and LSB will be appended along with 0 a

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd