Illustrate design of combinational circuits, Computer Engineering

Assignment Help:

The digital circuits that we use now-a-days are constructed with NOR or NAND gates in place of AND-OR-NOT gates. NOR & NAND gates are known as Universal Gates as we can realize any digital system with these gates. To prove this point we are required to only show the basic gates: AND, OR & NOT may be realized with either just NAND or with just NOR gate. This is displayed in figure below:

1073_Illustrate Design of combinational circuits.png

Figure:  Basic Logic Operations with NAND and NOR gates

Any Boolean expression can be realized with NAND gates by realizing function in sum of product form.

Illustration: Consider function F (A, B, C) = Σ (1,2,3,4,5,7). Initially bring it in SOP form. So from K-Map displayed in figure (a) we find

531_Illustrate Design of combinational circuits1.png

1152_Illustrate Design of combinational circuits2.png

Figure: K-Map & Logic circuit for function F (A, B, C) = Σ (1,2,3,4,5,7).

In the same way any Boolean expression can be realized with just NOR gate by implementing in POS form. Let's take similar illustration F (A, B, C) =Σ (1,2,3,4,5,7).  

The above function F can be expressed in POS form as  below:

F (A, B, C) = ∏ (0,6)

1139_Illustrate Design of combinational circuits3.png

Figure: Logic circuit for function F (A, B, C) = Σ  (1,2,3,4,5,7) using NOR gates


Related Discussions:- Illustrate design of combinational circuits

How to execute an instruction, Execution: Now instruction is ready for exec...

Execution: Now instruction is ready for execution. A different opcode will need different sequence of steps for execution. Hence let's discuss a few illustrations of execution of s

What are inertial and non-inertial frame of references, Q. What are inertia...

Q. What are inertial and non-inertial frame of references? (i) Inertial (or) unaccelerated frames: Bodies in this frame follow Newton's law of intertia as well as othe

How does cpu know that an interrupt has taken place, How does CPU know that...

How does CPU know that an interrupt has taken place? There needs to be a line or a register or status word in CPU which can be increased on occurrence of interrupt situation.

Advantages & disadvantages of public-key cryptography, Advantages & Disadva...

Advantages & Disadvantages Enhanced security and convenience: private keys never require be transmitting or revealing to anyone.  They can givce a method for digital signatu

Differences between internal and external fragmentation, Explain the differ...

Explain the differences between Internal and external fragmentation. Internal and external fragmentation (1) While memory allocated to a process is a little larger than th

Explain the operation of octal to binary encoder, Explain the operation of ...

Explain the operation of octal to binary encoder. Ans Octal to binary encoder consists of eight inputs, one for each of eight digits and three outputs which generate the con

Logical database is a database structure., In sense of Database Management ...

In sense of Database Management System (DBMS) LOGICAL DATABASE is a database Structure. False LOGICAL DATABASE is not a database Structure.

Disadvantages of edi(electronic data interchange), Disadvantages  1.  T...

Disadvantages  1.  The X12 standard is so large and general  2.  EDI communications negotiate a technical agreement to explain exactly what subset of EDI they will use

Define programmable logic array and programmable array logic, Define Progra...

Define Programmable Logic array & Programmable Array Logic? Combinational ckt is implemented with ROM Do not care conditions become an address input. PLA is alike to ROM. PLA d

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd