Illustrate design of combinational circuits, Computer Engineering

Assignment Help:

The digital circuits that we use now-a-days are constructed with NOR or NAND gates in place of AND-OR-NOT gates. NOR & NAND gates are known as Universal Gates as we can realize any digital system with these gates. To prove this point we are required to only show the basic gates: AND, OR & NOT may be realized with either just NAND or with just NOR gate. This is displayed in figure below:

1073_Illustrate Design of combinational circuits.png

Figure:  Basic Logic Operations with NAND and NOR gates

Any Boolean expression can be realized with NAND gates by realizing function in sum of product form.

Illustration: Consider function F (A, B, C) = Σ (1,2,3,4,5,7). Initially bring it in SOP form. So from K-Map displayed in figure (a) we find

531_Illustrate Design of combinational circuits1.png

1152_Illustrate Design of combinational circuits2.png

Figure: K-Map & Logic circuit for function F (A, B, C) = Σ (1,2,3,4,5,7).

In the same way any Boolean expression can be realized with just NOR gate by implementing in POS form. Let's take similar illustration F (A, B, C) =Σ (1,2,3,4,5,7).  

The above function F can be expressed in POS form as  below:

F (A, B, C) = ∏ (0,6)

1139_Illustrate Design of combinational circuits3.png

Figure: Logic circuit for function F (A, B, C) = Σ  (1,2,3,4,5,7) using NOR gates


Related Discussions:- Illustrate design of combinational circuits

what is code for adding two integers in java?, import java.util.Scanner;  ...

import java.util.Scanner;   class AddNumbers {    public static void main(String args[])    {       int x, y, z;       System.out.println("Enter two integers to calculate their sum

Find the minimum sop and pos expression, Find the minimum SOP and POS expre...

Find the minimum SOP and POS expression for the following functions using Karnaugh Map and realize the expression using appropriate gates. Also realize SOP form using NAND-to-NAND

Instruction queue in bus interface unit, Q. Instruction Queue in Bus Interf...

Q. Instruction Queue in Bus Interface Unit? Instruction queue is employed to store the instruction ‘bytes' fetched. Please conceren two points here: that it's (1) A Byte (2) Qu

Granularity and , Granularity In parallel computing, granularity is a ...

Granularity In parallel computing, granularity is a important measure of the ratio of computation to communication. Coarse Granularity: relatively huge amounts of computa

Define protocol, Define Protocol. It is a set of rules that are followe...

Define Protocol. It is a set of rules that are followed by interconnecting computers and terminals to make sure the orderly transfer of information

What is core dump, Raises when accessing an unassigned memory location acce...

Raises when accessing an unassigned memory location accessing a null pointer

Minimum total number of shelv, Write a program that finds the minimum total...

Write a program that finds the minimum total number of shelv, C/C++ Programming

Slot machine, A special Slot Machine is introduced in a new casino; this ma...

A special Slot Machine is introduced in a new casino; this machine has a digital interface of a 3X3 grid. An interface button named as SPIN for making the machine spin. There are f

#web conferencing, data floe diagrams for web conferencing

data floe diagrams for web conferencing

Explain the hamiltonian path, What is Hamiltonian path?  A Hamiltonian ...

What is Hamiltonian path?  A Hamiltonian path in a directed graph G is a directed path that goes by each node exactly once. We consider a special case of this difficulty where

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd