Illustrate control and timing signals, Computer Engineering

Assignment Help:

Q. Illustrate control and timing signals?

The requirement of I/O from different I/O devices by processor is quite unpredictable. In fact it relies on I/O needs of particular programs and generally doesn't follow any pattern. Because the I/O interfaces also shares memory and system bus for data input/output, control and timing are required to coordinate the flow of data to/from external devices from/to processor or memory. For illustration control of the transfer of data from a peripheral device to processor might include subsequent steps:

1. The processor enquires from I/O interface to check status of attached device. Status can be busy, ready or out of order.

2. I/O interface returns device status.

3. If device is operational and ready to transmit then processor requests transfer of data by a command that is a binary signal to I/O interface.

4. I/O interface attains a unit of data (for example 8 or 16 bits) from external device.

5. Data is transferred from I/O interface to processor.


Related Discussions:- Illustrate control and timing signals

What is access latency and rotation speed, Q. What is Access latency and Ro...

Q. What is Access latency and Rotation Speed? Access latency: A disk access basically moves the arm to selected cylinder and waits for rotational latency that may take less t

Explain about bus of register transfer, Explain about Bus of register trans...

Explain about Bus of register transfer Since a computer has   several registers, paths must be provided to transfer information among registors. If separate lines are used amon

What are the disadvantages of fcfs scheduling algorithm, What are the disad...

What are the disadvantages of FCFS scheduling algorithm as compared to shortest job first (SJF) scheduling? Disadvantages: (i) Waiting time can be huge if short requests w

Explain indirect cycle in control unit, Q. Explain Indirect Cycle in contro...

Q. Explain Indirect Cycle in control unit? Once an instruction is fetched the subsequent step is to fetch the operands. The instruction may have indirect and direct addressing

Evaluate physical address of top of stack, Q. Evaluate Physical address of ...

Q. Evaluate Physical address of top of stack? Value of stack segment register (SS) = 6000h Value of stack pointer (SP) which is Offset = 0010h  So Physical address of top

Define dynamic linking, Define dynamic linking.  Dynamic linking is sam...

Define dynamic linking.  Dynamic linking is same to dynamic loading, rather that loading being postponed unless execution time, linking is postponed. This feature is usually us

Basic software, Basic Software: The basic software is also referred to...

Basic Software: The basic software is also referred to as utilities. Basic software packages are available for performing operations such as data entry and validation, sorting

Explain the fixed logic versus programmable logic, Explain the Fixed Logic ...

Explain the Fixed Logic Versus Programmable Logic? The Logic devices can be classified into two broad categories - fixed and programmable. The same as the name suggests, the ci

What are concentrators, What are concentrators? Explain how it helps in con...

What are concentrators? Explain how it helps in connecting number of subscribers. In rural areas, subscribers are usually dispersed. This is both unessential and expensive to g

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd