Illustrate control and timing signals, Computer Engineering

Assignment Help:

Q. Illustrate control and timing signals?

The requirement of I/O from different I/O devices by processor is quite unpredictable. In fact it relies on I/O needs of particular programs and generally doesn't follow any pattern. Because the I/O interfaces also shares memory and system bus for data input/output, control and timing are required to coordinate the flow of data to/from external devices from/to processor or memory. For illustration control of the transfer of data from a peripheral device to processor might include subsequent steps:

1. The processor enquires from I/O interface to check status of attached device. Status can be busy, ready or out of order.

2. I/O interface returns device status.

3. If device is operational and ready to transmit then processor requests transfer of data by a command that is a binary signal to I/O interface.

4. I/O interface attains a unit of data (for example 8 or 16 bits) from external device.

5. Data is transferred from I/O interface to processor.


Related Discussions:- Illustrate control and timing signals

Explain the term- signals, Explain the term- Signals -  Signals are use...

Explain the term- Signals -  Signals are used for communication between components -  Signals can be seen as real, physical signals -  Some delay should be incurred in a

What are the different pieces of the virtual address, What are the differen...

What are the different pieces of the virtual address in a segmented paging? The various pieces of virtual address in a segmented paging are as demonstrated below:

Define secondary memory, Define secondary memory. This memory holds tho...

Define secondary memory. This memory holds those pages that are not present in main memory. The secondary memory is usually a high speed disk. It is known as the swap evice, an

Asembly language programming, Ask question #Minimum Write a program to mask...

Ask question #Minimum Write a program to mask bits D3D2D1D0 and to set bits D5D4 and to invert bits D7D6 of the AX register. 100 words accepted#

Amdahls law - calculate speed up performance, To calculate speed up perform...

To calculate speed up performance various laws have been developed. These laws are discussed here.  Amdahl's Law Remember, the speed up factor helps us in knowing the relat

How can we set the table spaces and extent sizes, How can we set the table ...

How can we set the table spaces and extent sizes? You can state the extent sizes and the table space (physical storage area in the database) in which a transparent table is to

Expalin the history of parallel computers, Expalin the History Of Parallel ...

Expalin the History Of Parallel Computers The researches with and implementations of use of the parallelism started long back in the 1950's by IBM Corporation. The IBM STRETCH

Difference b/w non-relocatable and relocatable programs, Differentiate bet...

Differentiate between non-relocatable and relocatable programs. A non-relocatable program is one which cannot be executed in any memory area other than the area starting at i

Explain two dimensional array, Explain two dimensional array In two dim...

Explain two dimensional array In two dimensional arrays, array is a pointer-to-pointer-to-data type.: at the first level, it points to a block of pointers, one for each row. Th

Paging, specification of paging ram size is 12 frames

specification of paging ram size is 12 frames

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd