How time slot interchange, Electrical Engineering

Assignment Help:

Q. How time slot interchange switch works in time multiplexed time switching, Elucidate using schematic.

Ans:

Switches for which inlets and outlets are trunks that carry time division multiplexed data streams. Such switches are known as time multiplexed switches. A time multiplexed time division space switch is displayed in figure. There are N incoming trunks and N outgoing trunks, each carrying a time division multiplexed stream of M samples per frame. Every frame is of 125-µs time duration. In one frame time, a total of MN speech samples have to be switched. One sample duration, 125/M microseconds is generally referred to as a time slot. In one time slot, N samples are switched. Figuredemonstrates an output-controlled switch. Output is cyclically scanned. There is a 1-to-M relationship between outlets and control memory locations, which impliesthat there are M locations in the control memory corresponding to each outlet.

32_How time slot interchange.png

Control memory has MN words. If we view the control memory as M blocks of N words each, a location address can be specified in a two dimensional form(i,j),where i is the block address and j is the word within the block. We have 1< i < M and 1


Related Discussions:- How time slot interchange

What is use of co-processor in a typical microprocessor, What is use of co-...

What is use of co-processor in a typical microprocessor based system. This is a processor that works in parallel with the major processor. This has its own set of specialized i

Current source inverter , Current  Source Inverter (CSI) Current  sour...

Current  Source Inverter (CSI) Current  source  inverter has constant  input  but it  can be  adjusted. In CSI  the amplitude of output  current is  independent of load. The lo

Why common collector amplifier is known aa emitter follower, Q. Why a commo...

Q. Why a common collector amplifier is called an emitter follower?         When the input voltage goes through its positive half cycle, the output voltage is also seen to go th

For combined load calculate real power and reactive power, Q. A 6.6-kV line...

Q. A 6.6-kV line feeds two loads connected in parallel. Load A draws 100 kW at 0.6 lagging power factor, and load B absorbs 100 kVA at 0.8 lagging power factor. (a) For the comb

Sign flag - sub subtract instruction , Sign flag Since D 7  bit in ...

Sign flag Since D 7  bit in the  results is 0sign flag is reset. This also  shown that the results is positive.

Find the reverse saturation current of the bej, Q. A silicon BJT has an emi...

Q. A silicon BJT has an emitter current of 5m Aat 300 K when the BEJ is forward-biased by vBE = 0.7 V. Find the reverse saturation current of the BEJ. Neglecting ICBO, calculate iC

Equivalent circuits, Modern complex systems are normally constructed by int...

Modern complex systems are normally constructed by interconnecting sub-units. Therefore the systems engineer is often not too concerned about the details of what is inside these

Find terminal line-to-neutral voltage of each phase winding, (a) A wye-conn...

(a) A wye-connected generator is to be designed to supply a 20-kV three-phase line. Find the terminal line-to-neutral voltage of each phase winding. (b) If the windings of the g

Piezo crystal osillator, whether piezo crystal and quazt crystal oscillator...

whether piezo crystal and quazt crystal oscillator are same?

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd