How many cycles are lost for instruction accessing memory, Computer Networking

Assignment Help:

1.  A computer system has a two-level memory cache hierarchy. The L1 cache has a zero hit penalty, a miss penalty of 5 ns and a hit rate of 95 percent. The L2 cache has a miss penalty of 100 ns and a hit rate of 90 percent.

a)  How many cycles are lost for each instruction accessing the memory if the CPU clock rate is 2 GHz?

b)  We can either increase the hit rate of the topmost cache to 98 percent or increase the hit rate of the second cache to 95 percent.  Which improvement would have more impact?


Related Discussions:- How many cycles are lost for instruction accessing memory

Explain the public-key cryptography, Q. Explain the Public-Key Cryptography...

Q. Explain the Public-Key Cryptography? Public-Key Cryptography - Each user has the same encryption algorithm and key - Decryption algorithm also key are kept secret

What is stateful multi-layer inspection, What is Stateful Multi-Layer Inspe...

What is Stateful Multi-Layer Inspection (SMLI) They are considered as the third generation of firewall technology and usually combine the facilities of the above two. They are

What is data representation, Q. What is Data Representation? Informatio...

Q. What is Data Representation? Information Today arrives in different forms such as numbers, text, images, audio and video. Text: Represented like a bit pattern a sequence

What is forward error correction and data words, What is Forward Error Corr...

What is Forward Error Correction and data words Forward error correction It is the process in which the receiver tries to guess the message by using redundant bits. Da

Difference between baseband and broadband transmission, What is difference ...

What is difference between baseband and broadband transmission? In a baseband transmission, the whole bandwidth of the cable is consumed by a one signal. In broadband transmiss

What is fcs, FCS= Frame Check Sequence CRC (Cyclic Redundancy Check) alg...

FCS= Frame Check Sequence CRC (Cyclic Redundancy Check) algorithm runs in switch that known as FCS (Frame Check Sequence)

State synchronous FDDI, Synchronous Synchronous traffic is able to cons...

Synchronous Synchronous traffic is able to consume a portion of the 100 Mbps total bandwidth of an FDDI network while asynchronous traffic can consume the rest. Synchronous

Filtering incoming frames, FILTERING INCOMING FRAMES: An analyzer may ...

FILTERING INCOMING FRAMES: An analyzer may be configured to process and filter frames. It may count frames of a specific size or type. It may also shows only frames from or to

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd