How many cycles are lost for instruction accessing memory, Computer Networking

Assignment Help:

1.  A computer system has a two-level memory cache hierarchy. The L1 cache has a zero hit penalty, a miss penalty of 5 ns and a hit rate of 95 percent. The L2 cache has a miss penalty of 100 ns and a hit rate of 90 percent.

a)  How many cycles are lost for each instruction accessing the memory if the CPU clock rate is 2 GHz?

b)  We can either increase the hit rate of the topmost cache to 98 percent or increase the hit rate of the second cache to 95 percent.  Which improvement would have more impact?


Related Discussions:- How many cycles are lost for instruction accessing memory

State the process of calculate the drift rate, State the process of calcula...

State the process of calculate the drift rate A drift rate of 10 -9 means 1 second in 109 seconds or 1 nsec every second. At OC-1 speed, say 50 Mbps for simplicity, a bit las

Illustrate network layer in osi layers model, Q. Illustrate Network Layer i...

Q. Illustrate Network Layer in osi layers model? Network Layer :  This is responsible for addressing messages and data so they are sent to the required destination, and for tr

Ieee specification for spanning tree protocol, What is the IEEE specificati...

What is the IEEE specification for Spanning Tree Protocol Ans) IEEE 8021.d Spanning Tree Protocol (STP) was developed to stop routing loops in a network. If a router, switch, or

Describe the hardware complexity of benz network, Q. Describe the Hardware ...

Q. Describe the Hardware complexity of Benz Network? Hardware complexity of Benz Network:  Benz network employs lesser switches and it gives good connectivity. To come across h

Options negotiation - transport layer, Options Negotiation To use any ...

Options Negotiation To use any of the options first  requires option  negotiation between the client  and server. Four  control  characters are used for  this purpose.

What automatic repeat request, What Automatic Repeat Request (ARQ)? Err...

What Automatic Repeat Request (ARQ)? Error control is both error detection and error correction. It allows the receiver to inform the sender of any frames lost or damaged in tr

Source independence, Next hop to receiver does not relay on source of packe...

Next hop to receiver does not relay on source of packet. This phenomenon is known 'Source Independence'. It has various benefits. It gives efficient and fast routing. Packet switch

Division of the address space, The IP class procedure does not split the 32...

The IP class procedure does not split the 32-bit address space into same size class and the classes do not have the same value of networks. A prefix of n bits gives 2n unique ne

Independent loops statement, INDEPENDENT Loops HPF gives additional opp...

INDEPENDENT Loops HPF gives additional opportunities for parallel implementation by using the INDEPENDENT directive to assert that the iterations of a do-loop can be done indep

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd