How many cycles are lost for instruction accessing memory, Computer Networking

Assignment Help:

1.  A computer system has a two-level memory cache hierarchy. The L1 cache has a zero hit penalty, a miss penalty of 5 ns and a hit rate of 95 percent. The L2 cache has a miss penalty of 100 ns and a hit rate of 90 percent.

a)  How many cycles are lost for each instruction accessing the memory if the CPU clock rate is 2 GHz?

b)  We can either increase the hit rate of the topmost cache to 98 percent or increase the hit rate of the second cache to 95 percent.  Which improvement would have more impact?


Related Discussions:- How many cycles are lost for instruction accessing memory

Deadlock avoidance or prevention, Deadlock Avoidance To avoid deadlock...

Deadlock Avoidance To avoid deadlocks two types of strategies are used: 1) Static prevention: It uses V and P operators and Semaphores to allocate and deallocate shared res

Explain the term - primary memory and hard disk, Explain the term - primary...

Explain the term - primary memory and hard disk A peculiar situation arises when the existing server arrives at a stage when it cannot handle the requests quickly and most of i

Layer, what is end to end and host to host?

what is end to end and host to host?

database server in client server environment, Normal 0 false ...

Normal 0 false false false EN-IN X-NONE X-NONE MicrosoftInternetExplorer4

Illustrate the term- search engine and surfing, Illustrate the term- Search...

Illustrate the term- Search Engine and Surfing Search Engine: Software used to find information on the Web. Examples are Google, Lycos and Yahoo. Server: A computer with

Explain multipurpose internet mail extensions, Q. Explain Multipurpose Inte...

Q. Explain Multipurpose Internet Mail Extensions? - The Multipurpose Internet Mail Extensions is an extension of SMTP that allows the transfer of multimedia and other non-ASCII

Error detection in lrc, Error Detection- 2D/LRC Adds an additional...

Error Detection- 2D/LRC Adds an additional character (instead of a bit) A block of bits is prearranged in a table The Parity Bit for every data unit is calculate

Transmission robustness and security, Transmission robustness and security ...

Transmission robustness and security Unless properly designed, a wireless LAN might be interference prone and simply eavesdropped. The design of a wireless LAN must allow relia

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd