How many cycles are lost for instruction accessing memory, Computer Networking

Assignment Help:

1.  A computer system has a two-level memory cache hierarchy. The L1 cache has a zero hit penalty, a miss penalty of 5 ns and a hit rate of 95 percent. The L2 cache has a miss penalty of 100 ns and a hit rate of 90 percent.

a)  How many cycles are lost for each instruction accessing the memory if the CPU clock rate is 2 GHz?

b)  We can either increase the hit rate of the topmost cache to 98 percent or increase the hit rate of the second cache to 95 percent.  Which improvement would have more impact?


Related Discussions:- How many cycles are lost for instruction accessing memory

Point-to-point message passing, In point-to-point message passing, single p...

In point-to-point message passing, single process sends/receives message to/from another process. There are four communication modes for sending a message: i)    Buffered mode

Virtual private network vpns, Virtual Private Network  ( VPNs) When we ...

Virtual Private Network  ( VPNs) When we use the  internet  or the  risks to the security of our data  arise. The solve the security problem a virtual private network  used for

Control - transport layer, Control This field  defines 6 different  co...

Control This field  defines 6 different  control  bits or  flags. These bits  enable flow  control  connection  establishment  and termination connection abortion and the mode

What is tcp/ip, What is TCP/IP TCP/IP is short for Transmission Control...

What is TCP/IP TCP/IP is short for Transmission Control Protocol / Internet Protocol. This is a set of protocol layers that is intended to make data exchange possible on dissim

What are all the base services provided by the os, What are all the Base se...

What are all the Base services provided by the OS? Interprocess communications (IPC) Task preemption Task priority Local/Remote Interprocess communication Semaphor

Describe flow and error control mechanisms, Q. Describe Flow and Error Cont...

Q. Describe Flow and Error Control Mechanisms? Flow and Error Control Mechanisms - Stop and Wait ARQ - Go-Back ARQ - Selective Repeat ARQ

Define ring topology, Q. Define Ring Topology?  Dedicated point-to-poi...

Q. Define Ring Topology?  Dedicated point-to-point arrangement to neighbours  Signal is conceded from device to device until it reaches destination  Every device functio

Determine the term - backend lan, Determine the term - Backend LAN Back...

Determine the term - Backend LAN Backend networks are used to interconnect large systems like mainframes, supercomputers, and mass storage devices. The key needs here is for bu

Explain the authentication header (ah) protocol, Can you explain the Authen...

Can you explain the Authentication Header (AH) Protocol?

Explain fat tree interconnection network, Fat tree: It is a customized ver...

Fat tree: It is a customized version of tree network. In this network bandwidth of edge (or connecting wire between nodes) increases in the direction of root. It's a more realisti

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd