How many cycles are lost for instruction accessing memory, Computer Networking

Assignment Help:

1.  A computer system has a two-level memory cache hierarchy. The L1 cache has a zero hit penalty, a miss penalty of 5 ns and a hit rate of 95 percent. The L2 cache has a miss penalty of 100 ns and a hit rate of 90 percent.

a)  How many cycles are lost for each instruction accessing the memory if the CPU clock rate is 2 GHz?

b)  We can either increase the hit rate of the topmost cache to 98 percent or increase the hit rate of the second cache to 95 percent.  Which improvement would have more impact?


Related Discussions:- How many cycles are lost for instruction accessing memory

What are the important topologies for networks, What are the important topo...

What are the important topologies for networks? BUS topology: In this every computer is directly linked to primary network cable in a single line. Advantages: Inexpensive,

Disadvantages of fiber optics, Disadvantages of Fiber Optics - Install...

Disadvantages of Fiber Optics - Installation/maintenance - Unidirectional - Cost

Lan hardware and packet filtering, LAN HARDWARE AND PACKET FILTERING: ...

LAN HARDWARE AND PACKET FILTERING: The diagram below explain the LAN hardware LAN INTERFACE:  LAN interface operates all details of frame reception and transmis

Networking & computer architecture long question, Write discussion on Assoc...

Write discussion on Associative mapping - computer architecture.

Delay, It is a basic quantitative property of networks. Delay is a calculat...

It is a basic quantitative property of networks. Delay is a calculate how long it takes for a bit of data to cross across the network from one end to the other. It is calculated in

Define interconnection network, Interconnection Network An interconnect...

Interconnection Network An interconnection network is designed for transferring data between two processors in a Multi-stage network. Memory bottleneck is a fundamental limitat

Difficulties in internetwork communication, Q. Difficulties in Internetwork...

Q. Difficulties in Internetwork Communication? - Data arrive at interface f1 of s1 - How does s1 know that they must be sent out from interface f3? - There is no provisio

Describe flow and error control mechanisms, Q. Describe Flow and Error Cont...

Q. Describe Flow and Error Control Mechanisms? Flow and Error Control Mechanisms - Stop and Wait ARQ - Go-Back ARQ - Selective Repeat ARQ

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd