How many cycles are lost for instruction accessing memory, Computer Networking

Assignment Help:

1.  A computer system has a two-level memory cache hierarchy. The L1 cache has a zero hit penalty, a miss penalty of 5 ns and a hit rate of 95 percent. The L2 cache has a miss penalty of 100 ns and a hit rate of 90 percent.

a)  How many cycles are lost for each instruction accessing the memory if the CPU clock rate is 2 GHz?

b)  We can either increase the hit rate of the topmost cache to 98 percent or increase the hit rate of the second cache to 95 percent.  Which improvement would have more impact?


Related Discussions:- How many cycles are lost for instruction accessing memory

What is data traffic, Q. What is Data traffic? Data traffic ...

Q. What is Data traffic? Data traffic Peak data rate : max data rate of the traffic Average data rate = (amount of data)/time Maximum Burst size: max. l

Explain linear array interconnection networks, Linear Array: This is a most...

Linear Array: This is a most basic interconnection pattern. Processors are connected in a linear one-dimensional array. The first as well as last processors are attached with one a

Install, how to install xp via network

how to install xp via network

Objectives of param algorithem, After going through this part, you should b...

After going through this part, you should be capable to: Describe the concepts of message passing programming; List out the various communication modes for communication

Half duplex ethernet operation, Half-Duplex - Capability for data transmis...

Half-Duplex - Capability for data transmission in only single direction at a time among sending station and a receiving station.

Mail message format - application layer, Mail Message  Format When an...

Mail Message  Format When an e mail  is sent from one person  to another  a header containing peripheral information precedes  the body  of the message itself. This contained

Illustrate keep alive and time-waited timer, Q. Illustrate Keep alive and T...

Q. Illustrate Keep alive and Time-Waited Timer? Keep alive timer To prevent a long inactive connection between two TCPs - Either client or server crash

Type of failures and bathtub curve, AILURES AND BATHTUB CURVE The life ...

AILURES AND BATHTUB CURVE The life of a component system can be grouped into three different phases typical curve depicting these three is called the bathtub curve due to its s

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd