How many cycles are lost for instruction accessing memory, Computer Networking

Assignment Help:

1.  A computer system has a two-level memory cache hierarchy. The L1 cache has a zero hit penalty, a miss penalty of 5 ns and a hit rate of 95 percent. The L2 cache has a miss penalty of 100 ns and a hit rate of 90 percent.

a)  How many cycles are lost for each instruction accessing the memory if the CPU clock rate is 2 GHz?

b)  We can either increase the hit rate of the topmost cache to 98 percent or increase the hit rate of the second cache to 95 percent.  Which improvement would have more impact?


Related Discussions:- How many cycles are lost for instruction accessing memory

Advantages and disadvantages of client-server method, 1. Write a critical a...

1. Write a critical analysis of the client/server vs. service architecture method for developing service architectures.  You must explain what the client/server method is in terms

Create the registration request that mh sends to fa, Assume a network as de...

Assume a network as depicted below with a home agent (HA), a foreign agent (FA), a mobile host (MH), and a remote host (RH). The dotted box is the home location of MH. Assume MH's

Command Necessary to enter the extended ping command , Determine the comman...

Determine the command mode necessary to enter the extended ping command Ans) Router#

Extranet, Extranets can also be utilized to link an intranet to the Interne...

Extranets can also be utilized to link an intranet to the Internet in order that remote offsite access can be built into a company's intranet through an authorized individual. It c

Explain 10base2 - thinnet, 10Base2 - Thinnet Cable diameter is abou...

10Base2 - Thinnet Cable diameter is about 0.64 cm (RG-58) More flexible as well as easier to handle and install than Thicknet "2" represents a maximum segment len

Difference between baseband and broadband transmission, What is difference ...

What is difference between baseband and broadband transmission? In a baseband transmission, the whole bandwidth of the cable is consumed by a one signal. In broadband transmiss

Flash-nvram-system buffer-interface buffer, Flash It is also permanent...

Flash It is also permanent storage device. It stores the compressed form of Cisco IOS software image and the NVRAM data. Device structure One flash socket Support 80

What is the last step in data encapsulation, The Five steps to data encapsu...

The Five steps to data encapsulation (IN ORDER): 1) User information is changed into data. 2) Data is changed into segments. 3) Segments are changed into datagram and pack

Which two commands shows the cisco ios filename, These two command show the...

These two command show the cisco IOS filename a) show ver b) show flash

Data alignment in processor arrangements, Data Alignment Arrays are ali...

Data Alignment Arrays are aligned to templates by the ALIGN directive. The ALIGN directive is used to align elements of different arrays with each other, indicating that they s

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd