How can i model a bi-directional net, Computer Engineering

Assignment Help:

How can I model a bi-directional net with assignments influencing both source and destination?

Assign statement constitutes a continuous assignment. Changes on the RHS of statement immediately reflect on LHS net. Though, any changes on LHS  don't  get reflected on the RHS. For instance, in following statement, changes to rhs net would update the lhs net however not vice versa.

wire rhs , lhs;

assign lhs=rhs;

System Verilog has introduced a keyword alias that can be used only on nets to have a two-way assignment. For instance, in the subsequent code, any changes to rhs is reflected to the lh s , and vice versa.

module test ();

wire rhs,lhs;

alias lhs=rhs;

In the above instance, any change to either side of net gets reflected on the other side.

 


Related Discussions:- How can i model a bi-directional net

Illustrate about system memory-management mode, Memory - management mode ...

Memory - management mode System memory-management mode (SMM) is on the same level as protected mode, real mode and virtual mode though it is provided to function as a manager

How to use messages in lists, How to use messages in lists? ABAP/4  pe...

How to use messages in lists? ABAP/4  permits you to react to incorrect or doubtful user input by displaying messages that influence the program flow depending on how serious

What is assembly, What is assembly Assemblies are the building blocks o...

What is assembly Assemblies are the building blocks of .NET Framework applications; they variety the fundamental unit of deployment, version control, reuse, activation scoping,

Describe the three mapping techniques, Describe the three mapping technique...

Describe the three mapping techniques used in cache memories with suitable Example. The cache memory is a fast memory that is inserted among the larger slower main memory and t

Which of the memory is volatile memory, Which of the memory is volatile mem...

Which of the memory is volatile memory ? Ans. A volatile memory is RAM. Term Volatile memory implies the contents of the RAM get erased as soon as the power goes off.

Execute sparse matrix dynamically, To execute sparse matrix dynamically, Wh...

To execute sparse matrix dynamically, Which data structure is used Linked List data structure is used to execute sparse matrix dynamically

Differentiate between synchronous and asynchronous i/o, Differentiate betwe...

Differentiate between synchronous and asynchronous input/output with the help of an example. The input-output operation is asynchronous input/output operation since after the s

Explain asymmetric cryptographyand its components, Explain Asymmetric crypt...

Explain Asymmetric cryptographyand its components. Asymmetric or public-key cryptography be different from conventional cryptography in which key material is bound to a single

What is a javabean, JavaBeans are reusable software components written in t...

JavaBeans are reusable software components written in the Java programming language, designed to be influenced visually by a software development environment, like JBuilder or Visu

Define the unified modelling language, Define the Unified Modelling Languag...

Define the Unified Modelling Language  (UML) is used to express construct and relationships of complex systems. This was created in response to a request for proposal (RFP) fro

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd