High level language - third generation language , Electrical Engineering

Assignment Help:

High Level Language ( third Generation Language )

The difficulties of low  level  languages are overcome  by high  level languages. In  assembly  language  mnemonics  were used for  each  statement  of machine  language.  Since  a translator was required to convert an assembly language program  to machine  language  better  translators were   designed for HLL. In high  level  language  we  write  program using.  English like words   instead of mnemonics. The instructions of HLL are called  statements. One statement  of HLL may be  equivalent to many  machine code  instructions. Many  language  are available  in the software  market. The example of few high level  languages are FORTRAN, COBOL PASCAL BASIC C etc, two  type of translators are  used in high  level  language called  interpreter and compiler.


Related Discussions:- High level language - third generation language

Comparison with vacuum tubes, Comparison with vacuum tubes: Prior to t...

Comparison with vacuum tubes: Prior to the growth of transistors, vacuum (electron) tubes (or in the UK (United Kingdom) "thermionic valves" or just "valves") were the major a

Application of electrochemical grinding, Explain the working principle, Sur...

Explain the working principle, Surface finish, material removal, accuracy,advantages and application of Electrochemical Grinding(ECG). (a) In electro chemical machining of pure

Illustrate the photo-conductive cell, Illustrate in detail digital encoders...

Illustrate in detail digital encoders. Illustrate the following with their application: Photo-conductive cell Photo-voltaic cell

Determine the percentage reduction in the applied voltage, A large inductio...

A large induction motor is usually started by applying a reduced voltage across themotor; such a voltage may be obtained from an autotrans- former. A motor is to be started on 50%

Explain the delay model, Explain the delay model based on logical effort of...

Explain the delay model based on logical effort often used in estimating delays in logic cells. Hence use the model to predict the delay of a 4-input NOR logic cell with a 3 times

Single phase half wave controlled rectifier , Single Phase Half wave contro...

Single Phase Half wave controlled Rectifier In half  wave  rectification either  the positive or negative half  of the ac wave is  passed while  the other  half is blocked. Be

Self inductance , Self Inductance If a current is passed through a co...

Self Inductance If a current is passed through a coil, it creates a flux within the coil. Any attempt to change this flux will create a back emf that acts to oppose the chang

Draw the logic diagram of an sr latch, Q. Draw the logic diagram of an SR l...

Q. Draw the logic diagram of an SR latch using only NAND gates, and obtain the truth table for that implementation.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd