Give the organization of centralized store program control, Computer Engineering

Assignment Help:

Give the organization of centralized store program control (SPC).

Within stored program control systems, a program or set of instructions for the computer that is stored in its memory and the instructions are executed automatically separately by the processor. Carrying out the exchange control functions by programs stored into the memory of a computer led to such name.

Now here are two approaches to organizing stored program control:

1. Centralized: in such type of control, all the control equipment is replaced through a single processor that must be fairly powerful.

2. Distributed: in this type of control, the control functions are shared through several processors inside the exchange itself.

1118_FIG - Typically Centralized SPC Organization.png

FIG - classically Centralized SPC Organization

 

Dual processor architecture may be configured to operate into one of three modes, in centralized SPC:

1. Standby mode: In such mode, one processor is active and another is on standby, both software and hardware wise. The standby processor brought online while active processor fails. A significant requirement of this configuration is the capability of the standby processor to reconstitute the state of the exchange system while this takes over the control.

2. Synchronous duplex mode: In this synchronous duplex mode, hardware coupling is given in between the two processors that execute similar set of instructions and compare the results continuously. The faculty processor is identified and taken out of service instantly, if a mismatch occurs. While the system is operating usually, the two processors have similar data in their memories at all the times and receive all the information from the exchange environment.

3. Load Sharing mode; in this load sharing operation, an incoming call is allocated randomly or into a predetermined order to one of the processors that then handles the call right by completion. Therefore both the processors are active concurrently and share the load and the resources dynamically.


Related Discussions:- Give the organization of centralized store program control

Explain sample instruction format of mips instruction, Q. Explain Sample In...

Q. Explain Sample Instruction Format of MIPS instruction? All MIPS instructions are of same size and are 32 bits long. MIPS designers chose to keep all instructions of same len

Memory system considerations - computer architecture, Synchronized with a c...

Synchronized with a clock signal Memory system considerations Speed Cost Size of chip Power dissipation Memory controller Refresh Overhead

How can i handle floating-point exceptions gracefully, 'On many systems, yo...

'On many systems, you can describe a function matherr which will be known as when there are certain floating-point errors, like errors in the math routines in .

Assembly directives and pseudo-ops, Assembly directives and pseudo-ops: ...

Assembly directives and pseudo-ops: Assembly directives are which instructions that executed by the assembler at assembly time, not by the CPU at run time. They can build the

Assembler directives, What are assembler directives? Ans: These are th...

What are assembler directives? Ans: These are the instructions that direct the program to be executed. They have no binary corresponding so they are called pseudo-opcodes. The

How to attain 180 degree precise phase shift, How to attain 180 degree prec...

How to attain 180 degree precise phase shift? Never tell using inverter: a. DCM an inbuilt resource into most of FPGA can be arranged to get 180 degree phase shift. b. BU

Operating characteristics for master-slave s-r flip-flop, Define the Operat...

Define the Operating Characteristics for master-slave S-R flip-flop? 1. Propagation Delay Time - is the interval of time required subsequent to an input signal has been applied

What is dom, DOM is the Document Object Model (DOM) which is an interface s...

DOM is the Document Object Model (DOM) which is an interface specification handled by the W3C DOM Workgroup that explains an application independent mechanism to access, parse, or

Decision Tree - ID3 algorithm:, . weather (windy, rainy or sunny) 2. how...

. weather (windy, rainy or sunny) 2. how much money you have (rich or poor) 3. whether your parents are visiting (yes or no)

Features of hyper-threading, The salient features of hyper threading are: ...

The salient features of hyper threading are: i)  Improved support for multi-threaded code, permitting multiple threads to run concurrently. ii) Response time and improved rea

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd