Give the organization of centralized store program control, Computer Engineering

Assignment Help:

Give the organization of centralized store program control (SPC).

Within stored program control systems, a program or set of instructions for the computer that is stored in its memory and the instructions are executed automatically separately by the processor. Carrying out the exchange control functions by programs stored into the memory of a computer led to such name.

Now here are two approaches to organizing stored program control:

1. Centralized: in such type of control, all the control equipment is replaced through a single processor that must be fairly powerful.

2. Distributed: in this type of control, the control functions are shared through several processors inside the exchange itself.

1118_FIG - Typically Centralized SPC Organization.png

FIG - classically Centralized SPC Organization

 

Dual processor architecture may be configured to operate into one of three modes, in centralized SPC:

1. Standby mode: In such mode, one processor is active and another is on standby, both software and hardware wise. The standby processor brought online while active processor fails. A significant requirement of this configuration is the capability of the standby processor to reconstitute the state of the exchange system while this takes over the control.

2. Synchronous duplex mode: In this synchronous duplex mode, hardware coupling is given in between the two processors that execute similar set of instructions and compare the results continuously. The faculty processor is identified and taken out of service instantly, if a mismatch occurs. While the system is operating usually, the two processors have similar data in their memories at all the times and receive all the information from the exchange environment.

3. Load Sharing mode; in this load sharing operation, an incoming call is allocated randomly or into a predetermined order to one of the processors that then handles the call right by completion. Therefore both the processors are active concurrently and share the load and the resources dynamically.


Related Discussions:- Give the organization of centralized store program control

Convention used to represent micro-operations, Q. Convention used to repres...

Q. Convention used to represent micro-operations? The convention used to represent micro-operations is: 1.  Computer register names are designated by capital letters (someti

How to select valid lines for secondary list, How to select valid lines for...

How to select valid lines for secondary list? To stop the user from selecting invalid lines, ABAP/4 offers various possibilities.  At the end of the processing block END-OF-SEL

Minimum and maximum algorithm, For this assignment, you will need to create...

For this assignment, you will need to create an ARM assembly language code routine that implements an algorithm to search through an array and find BOTH the minimum and maximum val

Multiple bus architecture - computer architecture, Multiple bus architectur...

Multiple bus architecture: One solution to the bandwidth restriction of a single bus is to simply add extra buses. Consider the architecture indicated in given figure that con

What is the pcm pulse or symbol transmission rate, An analog information si...

An analog information signal, whose maximum frequency is 6000Hz, is to be transmitted using a PCM system. The quantization error must not exceed the ±1 % of the peak-topeak analog

What is process, In Windows, Thread is a unit of implementation. Process is...

In Windows, Thread is a unit of implementation. Process is the environment in which thread implements. Scheduler, schedules the Threads not the process. In Unix variants, Thread is

What is FIFO, What is FIFO? FIFO is used as buffering element or queui...

What is FIFO? FIFO is used as buffering element or queuing element into the system that is by common sense, is needed only while you slow at reading than the write operation.

Address translation - computer architecture, Address translation: ...

Address translation: Compiler time : If it is known in advance that a program will reside at a particular location of primary memory, and then the compiler can be told to

Which of the memories stores the most number of bits, Which of the memories...

Which of the memories stores the most number of bits ? Ans. most number of bits stores in 32M x 8 As 2 5 x 2 20   = 2 25 Therefore 1M = 2 20 = 1K x 1K = 2 10 x 2 10

What is full form of bdc session, What is full form of BDC Session? Bat...

What is full form of BDC Session? Batch Data Communication Session.

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd