Explain the working of a half subtractor, Computer Engineering

Assignment Help:

With the help of a truth table explain the working of a half subtractor. Draw the logic diagram using gates.

Ans:

Half Subtractor: For the subtraction of B (subtrahend) from A (minuend) in a logic circuit, where A and B are 1-bit numbers is termed to as a Half-Subtractor. The truth table of half subtractor is illustrated in below. Now there A and B are the two inputs and Di that is difference and Bo that is borrow are the two outputs. If B is larger than A (for example, A=0 and B=1), a borrow is essential,

66_Truth Table no.1.png

Truth Table no.1

By the Truth Table, the logical expressions for Di and Bo are acquired as

Di = A‾ B + A B‾

BO = A‾ B

1111_Logic Diagram of Half Subtractor.png

Fig.(a) Logic Diagram of Half Subtractor       Fig.(b) Block Diagram of Half Subtractor

In Table, input variable B is subtracted from A to provide output Di difference. If B is larger than A (for example, A = 0 and B = 1), borrow is essential. In the Truth Table, inputs are A  and  B,  Outputs  are  Di (difference)  and  B0 (borrow). Therefore, the Boolean expressions for the half subtractor by the Truth Table can be written as

Di = A ⊕ B ---------(1)

BO = A‾ B    --------(2)

Through combining Boolean Expressions (1) and (2), we find the logic circuit for Half Subtractor demonstrated in fig.(a) and its block diagram is demonstrated in fig.(b).


Related Discussions:- Explain the working of a half subtractor

Final project, I need help coming with an idea for BSCE final project, whic...

I need help coming with an idea for BSCE final project, which is solvable in about a semester

IT-Infrasrtucture, Blue Sky events is an organisation that devices and runs...

Blue Sky events is an organisation that devices and runs large outdoor events. They have been commissioned to organise and run an event for four months over the summer period in a

Parallel edge or self loop of the total number of edges, A graph with n ver...

A graph with n vertices will definitely have a parallel edge or self loop of the total number of edges are More than n(n-1)/2

Define deadlock, Define deadlock? Deadlock is a condition, wherein proc...

Define deadlock? Deadlock is a condition, wherein processes never finish executing and system resources are tied up, preventing another job from beginning. A process requests r

Computation step in time complexity of an algorithm, Q. Computation step in...

Q. Computation step in time complexity of an algorithm? So First in the computation step the local processor executes an arithmetic and logic operation. Afterwards the several

Will case infer priority register if yes how give an example, Will case inf...

Will case infer priority register if yes how give an example? Yes case can infer priority register depending on coding style reg r; // Priority encoded mux, always @

What is a snooping cache, DNS cache snooping is not a term the author just ...

DNS cache snooping is not a term the author just made up, it is called and discussed by some notable DNS execution developers, and a few interested DNS administrators have prob

Determine the 2's complement subtraction, Perform 2's complement subtractio...

Perform 2's complement subtraction of (7) 10 - (11) 10 . Ans. 2's Complements Subtraction of (7) 10 - (11) 10 Firstly convert the decimal numbers 7 and 11 to there binary e

Explain 16-bit ROM array, Draw the logic diagram of 16-bit ROM Array and ex...

Draw the logic diagram of 16-bit ROM Array and explain its principle of operation. Ans: 16-bit ROM Array: A ROM that is read-only memory is an array of selectively closed

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd