Already have an account? Get multiple benefits of using own account!
Login in your account..!
Remember me
Don't have an account? Create your account in less than a minutes,
Forgot password? how can I recover my password now!
Enter right registered email to receive password!
Instruction Pipelines
The stream of instructions in instruction execution cycle may be realized by a pipeline where overlapped executions of various operations are performed. The procedure of executing the instruction includes subsequent main steps:
These 4 steps turn out to be the candidates for phase for the pipeline that we know as instruction pipeline (It is displayed in Figure below).
Figure: Instruction Pipeline
Because in pipelined execution there is overlapped implementation of operations, the 4 phases of the instruction pipeline would work in overlapped manner. Firstly instruction address is fetched from memory to first phase of pipeline. First phase fetches the instruction and gives its output to second phase. Whereas second phase of the pipeline is decoding the instruction, the first phase gets other input as well as fetches the subsequent instruction. When the first instruction has been decoded in second phase then its o/p (output) is fed to the third stage. When third phase is fetching the operand for the first instruction then the second phase gets the second instruction in addition the first phase gets input for other instruction and so on. In this approach the pipeline is implementing the instruction in an overlapped way increasing the speed and throughput of execution.
The scenario of the overlapped operations in instruction pipeline can be explained by the space-time figure. In Figure, firstly we show the space-time figure for non-overlapped execution in a serial environment and then for the overlapped pipelined environment. It's clear from the two figures that in non-overlapped execution results are achieved only after 4 cycles as in overlapped pipelined execution after four cycles we are getting O/P (output) after every cycle. Soon in instruction pipeline the instruction cycle has been decreased to ¼ of the sequential execution.
What is autonomous system? It is a collection of routers under the control of a one administrative authority and that uses a common Interior Gateway Protocol.
What is meant by Asymmetrical protocols? There is a many-to-one relationship among clients and server. Clients always initiate the dialog by requesting a service. Servers are p
Can you describe PPP link process step by step?
What are the advantages of Star Topology? The advantages of star topology are: a. Relatively easy to configure. b. Simple to troubleshoot c. Media faults are automatic
Question 1 Discuss the architecture of new generation networks. Question 2 Explain the functioning of datagram packet switching and virtual circuit packet switching Quest
Concept of how does the IP message finally reassemble?
Determine about the TCP/IP and OSI model Both models are based on the layered protocols. Both comprise network, transport and application layer. In both the models, transport s
Describe Circuit switching, Packet switching and Virtual Circuit Packet switching. Explain their suitability for different applications such as telephone and internet. Packet S
Q. Show VPNs Security and the Internet Model? - VPN's Security and the Internet Model - Application layer - provide for each application protocol (other layers may be left v
What is a OSI layer 2 device called a "barter"?
Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!
whatsapp: +1-415-670-9521
Phone: +1-415-670-9521
Email: [email protected]
All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd