Explain the numbering plan for isdn address structure, Computer Engineering

Assignment Help:

Explain the numbering plan for ISDN address structure.

The numbering plan for ISDN is evolved with using the following guidelines:

1. This is based on, and is an improvement of, the telephone numbering plan. This is independent of the nature of the services (for example voice, data or facsimile) or the performance characteristics of the connection (for example:. 32 kbps voice or 64 kbps voice).

2. This is independent of routing, that is the numbering or addressing does not identify the intermediate exchanges by that the services are to be put through.

3. This is a sequence of decimal digits. No other characters or alphabet are permitted as part of the address.

4. Its design is interworking in between ISDNs needs only the use of ISDN number and no addressing signals or other additional digits.


Related Discussions:- Explain the numbering plan for isdn address structure

Define hyperlinks, Q. Define Hyperlinks? Hyperlinks, or links are one o...

Q. Define Hyperlinks? Hyperlinks, or links are one of the most significant characteristics of web pages. A link moves us from current page to a destination which is specified i

System software, what can be the good projects for system software subject

what can be the good projects for system software subject

What is the kernel, What is the kernel?          A more common definiti...

What is the kernel?          A more common definition is that the OS is the one program running at all times on the computer ,usually  known as the kernel, with all else being

C, Drawbacks of linear arrays

Drawbacks of linear arrays

Elements of parallel computing and architecture, Elements of Parallel Compu...

Elements of Parallel Computing and Architecture  Parallel computing. Then we shall describe why we need parallel computing and what the heights of parallel processing are. We s

How many i/p & o/p a full adder logic circuit will have, A full adder logic...

A full adder logic circuit will have ? Ans. The full adder logic circuit also accounts the carry i/p generated in the earlier stage and it will add two bits. Hence three inputs

Survey of advanced applications, 1. Conduct a literature survey of advanced...

1. Conduct a literature survey of advanced applications of the finite element method for engineering design and analysis. 2. Identify at least one application, which interests y

Er diagrams, how can I draw er diagram for sell & storage section of a drug...

how can I draw er diagram for sell & storage section of a drugstore?

State about CSMA/CA, State about CSMA/CA It belongs to a class of proto...

State about CSMA/CA It belongs to a class of protocols known as multiple access methods. CSMA/CA  stands  for:  Carrier  Sense  Multiple  Access  with  Collision Avoidance.  In

Explain the working of a half subtractor, With the help of a truth table ex...

With the help of a truth table explain the working of a half subtractor. Draw the logic diagram using gates. Ans: Half Subtractor: For the subtraction of B (subtrahend) f

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd