Explain the importance of distributing frames, Electrical Engineering

Assignment Help:

Q. Explain the Importance of distributing frames?

Basically four levels of cabling are used as displayed in Figure. At the subscriber end, drop wires are taken to a distribution point. Drop wires are the individual pairs which run into the subscriber premises. At distribution point, drop wires are connected to wire pairs in distribution cables. A number of distribution cables from nearby geographical locations are terminated on a feeder point where they are linked to branch feeder cables which, in turn, are connected to main feeder cable. The major feeder cables carry a larger number of wire pairs, specifically 100-2000,than distribution cables which carry approximately 10-500 pairs. Feeder cables are terminated on a main distribution frame (MDF) at the exchange. Subscriber cable pairs emanating from the exchange are also terminated on MDF.


Related Discussions:- Explain the importance of distributing frames

Evaluate hysteresis loss, Q. A magnetic circuit is found to have an ac hyst...

Q. A magnetic circuit is found to have an ac hysteresis loss of 10 W when the peak current is Im = 2 A. Assuming the exponent of Bm to be 1.5, estimate Ph for Im = 0.5A and 8A.

The time for the capacitor voltage to fall to 20 v, A capacitor is charged ...

A capacitor is charged to 100 V and then discharged by a 50 kΩ resistor. If the time constant of the circuit is 0.8 s, verify: (a)  The value of the capacitor, (b)  The time

Name the flag bits available in 8085 microprocessors, Name  the flag bits a...

Name  the flag bits available in 8085 microprocessors. The 8085 microprocessor has five flags to show  five different  types  of data conditions .they are zero(Z),carry(CY),Sig

Diodes, Analysis of diode circuits

Analysis of diode circuits

Emi, what is direct reading probe

what is direct reading probe

Draw the logic diagram of an sr latch, Q. Draw the logic diagram of an SR l...

Q. Draw the logic diagram of an SR latch using only NAND gates, and obtain the truth table for that implementation.

Wireless and communication, With a maximum excess delay of and a chip durat...

With a maximum excess delay of and a chip duration of , the multipath components fall in delay bins. This means that we experience leakage of energy between chips and the channel i

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd