Explain the ccitt hierarchical structure of switching, Computer Engineering

Assignment Help:

Explain the CCITT hierarchical structure of switching using block schematic.

Hierarchical network are able of handing heavy traffic where needed, and at similar time use minimal number of trunk groups. The 5-level switching hierarchy is recommended through CCITT as shown in figure. Traffic from subscriber A to subscriber B and vice-versa flows by the highest level of hierarchy, in a strictly hierarchical network and namely as Quaternary centres in figure. A traffic route through the highest level of hierarchy is termed as the final route. Though, if there is high traffic intensity among any pair of exchanges, direct trunk groups may be established among them as demonstrated by dashed lines in figure. These direct routes are termed as high usage routes. Wherever high usage routes exist, the traffic is primarily routed through them. Overflow traffic, if any, is routed along the hierarchical path. No overflow is permitted from the final route. In figure the first option routing for traffic between subscribers A and B is via the high usage route across the primary centres. The second and the third choice route and the last route are also indicated in figure. A hierarchical system of routing leads to basic switch design. Three methods are usually used for deciding on the route for an exact connection:

1. Right-through routing.

2. Own-exchange routing.

3. Computer-controlled routing.

652_Computer-controlled routing.png

 

110_CCITT  hierarchical  structure.png

(c) CCITT hierarchical structure


Related Discussions:- Explain the ccitt hierarchical structure of switching

Client server using c, client server or multithreaded client-server, where ...

client server or multithreaded client-server, where server will create pool of worker threads (say 5) to provide services to pool of clients (say 5 ).Server should be behaving as a

The average quiz score for every student, Make a spreadsheet that has on ev...

Make a spreadsheet that has on every line an integer student identification number followed by 3 quiz grades for that student.  Go though that information from the spreadsheet into

What is input - output instructions, Q. What is Input - Output Instructions...

Q. What is Input - Output Instructions? An I/O instruction is stored in memory of computer and is fetched as well as executed by processor producing an I/O-related command for

What is high level formatting, Q. What is High level formatting? In any...

Q. What is High level formatting? In any disk system the space at some time in use would become discarded and therefore will be free for other application. Operating system ass

Explain branch instruction with control signals, Explain BRANCH instruction...

Explain BRANCH instruction with Control Signals. and explain SHIFT instruction with Control Signals.  Explain Register Transfer Language. What do you mean by Addressing Techn

What are ramps, Ramps A network planning method that makes the most wel...

Ramps A network planning method that makes the most well-organized use of manpower, materials and cash resources between several projects going on concurrently.

What do you mean by execution unit, Q. What do you mean by Execution Unit? ...

Q. What do you mean by Execution Unit? Execution unit performs all ALU operations. Execution unit of 8086 is of 16 bits. It also contains the control unit that instructs bus in

Factor causing parallel overheads, Performance metrics aren't able to attai...

Performance metrics aren't able to attain a linear curve in comparison to increase in number of processors in parallel computer. The main reason for above situation is presence of

Boolean expression derived from this k-map, Let us see the pairs that can b...

Let us see the pairs that can be considered as adjacent in Karnaugh's here. The pairs are:  1)  The four corners  2)  The four 1's as in top and bottom in column 00 & 01

Measuring and improving cache performance, Measuring and Improving Cache Pe...

Measuring and Improving Cache Performance: 1. Reduce the possibility that 2 different memory block will contend for the similar cache location 2. Additional cache levels

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd