Explain SR latch using nor gates, Computer Engineering

Assignment Help:

Q. Explain SR Latch using NOR gates?

Let's inspect the latch more closely.

  i. Suppose initially 1 is applied to S leaving R to 0 at this instance. The instant S=1 output of NOR gate 'b' alters to 0 which implies that Q becomes 0 and almost instantly Q becomes 1 as both inputs (Q and R) to NOR gate 'a' become 0. Change in the value of S back to 0 doesn't change Q as input to NOR gate 'b' now are Q = 1 and S=0. So flip-flop stays in set state even after S returns to 0.

  ii. If R goes to 1 then latch obtains clear state. On changing R to 1, Q alters to 0 irrespective of state of flip-flop and as Q is 0 and S is 0 then Q¯ becomes 1. Even after R returns to 0 Q remains 0 it implies that latch is in clear state.

  iii. When both S & R go to 1 concurrently two outputs go to 0. This gives undefined state.


Related Discussions:- Explain SR latch using nor gates

Operating system, define request edge and assignment edge

define request edge and assignment edge

Associative array processing, Associative Array Processing Consider tha...

Associative Array Processing Consider that a list of record or a table is stored in the memory and you want to search some information in that list. For example, the list havin

Describe the three mapping techniques, Describe the three mapping technique...

Describe the three mapping techniques used in cache memories with suitable Example. The cache memory is a fast memory that is inserted among the larger slower main memory and t

What is the role of a controller in an mvc application, The controller resp...

The controller responds to user interactions, with the application, by selecting the act method to implement and also selecting the view to render.

Difference between the std and class module in vb, Std Global within the p...

Std Global within the project.  Class Global throughout the all project only thing is we require to set the type lib. Class Modules can be Instantiated.

Explain the race condition, Explain the Race Condition The situation wh...

Explain the Race Condition The situation where various processes access - and manipulate shared data concurrently. The final value of the shared data relies upon which process

Universal elimination, Universal Elimination: Here for any sentence, t...

Universal Elimination: Here for any sentence, there is A, containing a universally quantified variable, v, just for any ground term, g, so we can substitute g for v in A. Thus

Determine the fastest logic, Which of the fastest logic: TTL, ECL, CMOS and...

Which of the fastest logic: TTL, ECL, CMOS and LSI ? Ans. The fastest logic family of all logic families ECL. High  speeds  are  possible  in  ECL  since the  transistors  a

Computer based accounting systems, For the purposes of this assignment, you...

For the purposes of this assignment, you are the accountant for an industrial property development company, Devprop Leasing Co., that typically develops warehouse and industrial co

What do you mean by segment numbers, Q. What do you mean by Segment numbers...

Q. What do you mean by Segment numbers? There is a good reason for not leaving determination of segment numbers up to assembler. It permits programs written in 8086 assembly

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd