Explain amplitude-shift keying, Electrical Engineering

Assignment Help:

Q. Explain Amplitude-shift keying?

A carrier's amplitude is keyed between two levels (binary 1 and 0) in binary ASK. Figure shows the functions of a coherent ASK communication system. Let us consider a bit interval from 

1785_Explain Amplitude-shift keying.png


t = 0 to t = Tb, since the operation of any other interval will be similar. The desired ASK signal is given by

48_Explain Amplitude-shift keying1.png

where Ac, ωc, and φc are the peak amplitude, angular frequency, and phase angle of the modulated carrier, respectively. Equation can be viewed as a carrier Ac cos(ωct + φc) modulated by a digital signal d(t) that is 0 or 1 in a given bit interval. The digital signal and product device shown in Figure are then equivalent to the waveform formatter and modulator. Assuming that the received signal sR(t) differs only in amplitude from sASK(t), one can write

252_Explain Amplitude-shift keying2.png

The product device in the receiver's demodulator acts like a synchronous detector that removes the input carrier. The major disadvantage of the coherent ASK is that the required local carrier must be phase-connected with the input signal. The input to the integrator is a unipolar PCM signal, and the remainder of Figure is a PCM receiver.

The noncoherent ASK system eliminates the need for a coherent local oscillator. Figure shows the demodulator and code generator for a noncoherent ASK system. A matched filter (that has its impulse response matched to have the same form as the carrier pulse at its input) and envelope detector take the place of the synchronous detector and integrator of Figure.  While ASK systems are not as widely used as other systems for various reasons, the ASK concept remains significant, particularly as applied to modern optical communication systems which use intensity modulation of a light source.

154_Explain Amplitude-shift keying3.png


Related Discussions:- Explain amplitude-shift keying

How does the value of idss and vp change, Q. How does the value of Idss and...

Q. How does the value of Idss and Vp change with the change in Vgs The value of Vp and and Idss can be controlled by adjusting the value of the gate to sorce voltage ie Vgs. T

Determine the air-gap flux density, Q. A four-pole dc generator is lap woun...

Q. A four-pole dc generator is lap wound with 326 armature conductors. It runs at 650 r/min on full load, with an induced voltage of 252 V. If the bore of themachine is 42 cmin dia

Explain fet amplifiers, Explain FET amplifiers? Just like the BJT ampli...

Explain FET amplifiers? Just like the BJT amplifiers, FET amplifiers are constructed in common-source (CS, analogous to CE), common-drain (CD, analogous to CC), and common-gate

Show the subtraction method, Q. Show the Subtraction Method? For this p...

Q. Show the Subtraction Method? For this procedure (method), start with a weighted position value greater that the number. If the number is greater than the weighted position f

Embedded system, comment instruction for LIST p=18f4550

comment instruction for LIST p=18f4550

Draw a neat circuit of colpitt''s oscillator, Q. Draw a neat circuit of Col...

Q. Draw a neat circuit of Colpitt's oscillator using an n-p-n transistor. Give its equivalent circuit obtain expressions for (i) frequency of oscillation and(ii) minimum gain for s

What is meant by wait state, What is meant by Wait State? This state is...

What is meant by Wait State? This state is used by slow peripheral devices. The peripheral devices can transmitted the data to or from the microprocessor by using READY input l

Explain internal data bus, Q. Explain Internal Data Bus? Internal Data ...

Q. Explain Internal Data Bus? Internal Data Bus: A bus which operates only within internal circuitry of the CPU, communicating among internal caches of memory which are part of

Variations of drain current - drain voltage, Q. Consider the common-source ...

Q. Consider the common-source JFET circuit shown in Figure with ?xed bias. Sketch the sinusoidal variations of drain current, drain voltage, and gate voltage superimposed on the di

Find the highest speeds at which linkage would be possible, Q. Two coupled ...

Q. Two coupled synchronous machines are used as a motor-generator set to link a 25-Hz system to a 60-Hz system. Find the three highest speeds at which this linkage would be possibl

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd