Explain about programmable logic array, Computer Engineering

Assignment Help:

Q. Explain about Programmable Logic Array?

Until now individual gates are considered as fundamental building blocks from that different logic functions can be derived. With the advancement of technology integration achieved by integrated circuit technology has raised resulting in production of one to 10 gates on a single chip (in small scale integration). The gate level designs are created at gate level only however  if design is to be done employing these SSI chips design consideration required to be changed as some of such SSI chips may be used for creating a logic circuit. With VLSI and MSI we can put still more gates on a chip and can make gate interconnections on a chip also. This connection and integration brings benefits of reduced cost and size as well as increased speed. However main drawback faced in these kinds of VLSI & MSI chip is that for every logic function layout of gate and interconnection requires to be designed. Cost involved in making these custom designs is quite high. So came the concept of Programmable Logic Array which is a general purpose chip that can be readily accepted for any particular purpose.

PLA are designed for SOP form of Boolean function and comprises regular arrangements of AND, NOT and OR gate on chip. Every input to chip is passed through a NOT gate so input and its complement are available to every AND gate. Output of every AND gate is made available for every OR gate and output of every OR gate is considered as chip output. By making suitable connections any logic function can be realized in these Programmable Logic Arrays. 

2493_Explain about Programmable Logic Array.png

Figure: Programmable Logic Array

The figure (a) presents a PLA of 3 inputs and 2 outputs. Please consider connectivity points, all these points can be linked if desired. Figure (b) presents an implementation of logic function:

O0 = I0. I1. I2 + I¯0. I¯1. I¯2 and O1 = I¯0. I¯1. I¯2 + I¯0. I¯1 through PLA.


Related Discussions:- Explain about programmable logic array

Threads model - parallel programming model, In this model a one process can...

In this model a one process can have multiple, concurrent implementations paths. The major programs are scheduled to run by the native operating system. It loads and obtains all th

What do you mean by e-brokerage, What do you mean by e-brokerage? E-bro...

What do you mean by e-brokerage? E-brokerage is an investment house which permits you to buy and sell stocks and acquire investment information through its Web site. E-comme

Sun and nis law, Q. What is Sun and Nis Law? The Sun and Ni's Law is a ...

Q. What is Sun and Nis Law? The Sun and Ni's Law is a simplification of Amdahl's Law and Gustafson's Law. The basic concept underlying Sun and Ni's Law is to find solution to a

Asembly language programming, Ask question #Minimum Write a program to mask...

Ask question #Minimum Write a program to mask bits D3D2D1D0 and to set bits D5D4 and to invert bits D7D6 of the AX register. 100 words accepted#

Design odd-even transposition algorithm, Q. Design Odd-Even Transposition A...

Q. Design Odd-Even Transposition Algorithm? Algorithm: Odd-Even Transposition for I=1 to N     {            If (I%2 != 0) //i.e. Odd phase            {

Describe the functionality of software testing, What do you do if you have ...

What do you do if you have given functionality that wasn't listed in the requirements? - If the functionality isn't essential to the purpose of the application, it should be re

How is network examined by intranets, How is network examined by intranets,...

How is network examined by intranets, extranets and Internet? When more and more businesses seek to build their mission critical business solutions onto IP networks, networking

Explain the isa and hasa class relationships, How would you implement each ...

How would you implement each in a class design? Ans) A specialized class "is" a specialization of another class and, thus, has the ISA relationship with the other class. An Em

How address symbol table is generated, Address symbol table is generated by...

Address symbol table is generated by the  (A) memory management software.  (B) assembler.  (C) match logic of associative memory.   (D) generated by operating system

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd