Explain about deadlock avoidance, Computer Engineering

Assignment Help:

Q. Explain about Deadlock Avoidance?

To prevent deadlocks two kinds of techniques are used:

1) Static prevention:  It employs P and V operators in addition to Semaphores to allocate and deallocate shared resources in multiprocessor. Semaphores are created based on sleep wait protocol. The portion of programme where a deadlock may occur is termed as critical section.   Semaphores are like control signals used for avoiding collision between processes.

 P and V technique of Deadlock prevention acquaintances a Boolean value 0 or 1 to every semaphore.  Two atomic operators, P and V are used to access critical section symbolized by the semaphore. The P(s) operation makes value of semaphore is to be raised by one if s is already at non-zero value.

The V(s) operation raises value of s by one if it's not already one. The equation s=1 denotes availability of resource and s=0 denotes non-availability of resource. 

At the time of execution different processes may submit their requests for resources asynchronously.  The resources are assigned to different processors in such a manner that they don't create circular wait.  The disadvantage of static prevention is poor resource utilisation.

2) One additional method of deadlock prevention is dynamic deadlock avoidance.  It ensures deadlocks on runtime condition that may bring in heavy overhead in distinguishing potential existence of deadlocks.


Related Discussions:- Explain about deadlock avoidance

Receive a message, Receive a message. tid is integer task identifier of tra...

Receive a message. tid is integer task identifier of transmitting process supplied by user and msgtag is message tag supplied by user( must be non negative integer). The process re

Explain the for loop, Explain The for loop The for loop is frequently ...

Explain The for loop The for loop is frequently used, usually where the loop will be traversed a fixed number of times. It is very flexible, and novice programmers should take

Design a xnor gate and define its work, N number of XNOR gates is linked in...

N number of XNOR gates is linked in series that is the N inputs (A0, A1, A2......) are specified in the subsequently way: A0 and A1 to first XNOR gate and A2 and O/P of First XNOR

Explain vector processing with pipelining, Vector Processing with Pipelinin...

Vector Processing with Pipelining Because in vector processing vector instructions execute the similar computation on various data operands repeatedly, vector processing is the

What are the structural notations, What are the Structural Notations Th...

What are the Structural Notations These notations comprise static elements of a model. They are considered as nouns of UML model that could be conceptual or physical. Their ele

Compare pre-emptive and non-preemptive scheduling policies, Compare pre-emp...

Compare pre-emptive and non-preemptive scheduling policies. We preempt the currently executing process in preemptive scheduling. In non-preemptive we permit the current process

Legacy systems and current infrastructure, Legacy systems and current infra...

Legacy systems and current infrastructure - Information System This problem is most easily understood using the everyday example of the rail ways where the rail network infras

Two ways for restricting the value range for a domain, What are the two way...

What are the two ways for restricting the value range for a domain? By specifying fixed values. By stipulating a value table.

What is the size limitation of an access database, Size limitation does not...

Size limitation does not relate to number of records in a table within a database. Forms, reports, macros, and modules also add to database size, but is rather minimal compared to

Write Your Message!

Captcha
Free Assignment Quote

Assured A++ Grade

Get guaranteed satisfaction & time on delivery in every assignment order you paid with us! We ensure premium quality solution document along with free turntin report!

All rights reserved! Copyrights ©2019-2020 ExpertsMind IT Educational Pvt Ltd